数据搜索系统,热门电子元器件搜索 |
|
CD74HCT112 数据表(PDF) 1 Page - Texas Instruments |
|
|
CD74HCT112 数据表(HTML) 1 Page - Texas Instruments |
1 / 8 page 1 Data sheet acquired from Harris Semiconductor SCHS141 Features • Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times • Asynchronous Set and Reset • Complementary Outputs • Buffered Inputs • Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25 oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH Description The Harris CD74HC112 and CD74HCT112 utilize silicon- gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads. These flip-flops have independent J, K, Set, Reset, and Clock inputs and Q and Q outputs. They change state on the negative-going transition of the clock pulse. Set and Reset are accomplished asynchronously by low-level inputs. The 74HCT logic family is functionally as well as pin- compatible with the standard 74LS logic family. . Pinout CD74HC112, CD74HCT112 (PDIP) TOP VIEW Ordering Information PART NUMBER TEMP. RANGE (oC) PACKAGE PKG. NO. CD74HC112E -55 to 125 16 Ld PDIP E16.3 14 15 16 9 13 12 11 10 1 2 3 4 5 7 6 8 1CP 1K 1J 1S 1Q 1Q GND 2Q VCC 2R 2CP 2K 2J 2S 2Q 1R CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1998 File Number 1843.1 CD74HC112, CD74HCT112 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger [ /Title (CD74 HC112 , CD74 HCT11 2) /Sub- ject (Dual J-K Flip- Flop with Set and Reset Nega- March 1998 |
类似零件编号 - CD74HCT112 |
|
类似说明 - CD74HCT112 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |