数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

LTC1860IS8-PBF 数据表(PDF) 5 Page - Linear Technology

部件名 LTC1860IS8-PBF
功能描述  Î¼Power, 12-Bit, 250ksps 1- and 2-Channel ADCs in MSOP
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1860IS8-PBF 数据表(HTML) 5 Page - Linear Technology

  LTC1860IS8-PBF Datasheet HTML 1Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 2Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 3Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 4Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 5Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 6Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 7Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 8Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
LTC1860/LTC1861
5
18601fa
DIGITAL AND DC ELECTRICAL CHARACTERISTICS The denotes specifications which apply
over the full operating temperature range, otherwise specifications are TA = 25°C. VCC = 5V, VREF = 5V, unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
IOZ
Hi-Z Output Leakage
CONV = VCC
l
±3
μA
ISOURCE
Output Source Current
VOUT = 0V
–25
mA
ISINK
Output Sink Current
VOUT = VCC
20
mA
IREF
Reference Current (LTC1860 SO-8,
MSOP and LTC1861 MSOP)
CONV = VCC
fSMPL = fSMPL(MAX)
l
l
0.001
0.05
3
0.1
μA
mA
ICC
Supply Current
CONV = VCC After Conversion
CONV = VCC After Conversion, H-Grade
fSMPL = fSMPL(MAX)
l
l
l
0.001
0.001
0.85
3
5
1.3
μA
μA
mA
PD
Power Dissipation
fSMPL = fSMPL(MAX)
1.25
mV
RECOMMENDED OPERATING CONDITIONS The denotes specifications which apply over
the full operating temperature range, otherwise specifications are TA = 25°C.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VCC
Supply Voltage
4.75
5.25
V
fSCK
Clock Frequency
H-Grade
l
l
20
16.7
MHz
MHz
tCYC
Total Cycle Time
12 • SCK + tCONV
μs
tSMPL
Analog Input Sampling Time
LTC1860 (Note 5)
LTC1861 (Note 5)
12
10
SCK
SCK
tsuCONV
Setup Time CONV↓ Before First SCK↑,
(See Figure 1)
H-Grade
60
65
30
30
ns
ns
thDI
Holdtime SDI After SCK↑
LTC1861
15
ns
tsuDI
Setup Time SDI Stable Before SCK↑
LTC1861
15
ns
tWHCLK
SCK High Time
fSCK = fSCK(MAX)
40%
1/fSCK
tWLCLK
SCK Low Time
fSCK = fSCK(MAX)
40%
1/fSCK
tWHCONV
CONV High Time Between Data Transfer
Cycles
(Note 5)
tCONV
μs
tWLCONV
CONV Low Time During Data Transfer
(Note 5)
12
SCK
thCONV
Hold Time CONV Low After Last SCK↑
13
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn