数据搜索系统,热门电子元器件搜索
  Chinese  ▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

LTC1860IS8-PBF 数据表(PDF) 13 Page - Linear Technology

部件名 LTC1860IS8-PBF
功能描述  Î¼Power, 12-Bit, 250ksps 1- and 2-Channel ADCs in MSOP
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC1860IS8-PBF 数据表(HTML) 13 Page - Linear Technology

Back Button LTC1860IS8-PBF Datasheet HTML 8Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 9Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 10Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 11Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 12Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 13Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 14Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 15Page - Linear Technology LTC1860IS8-PBF Datasheet HTML 16Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
LTC1860/LTC1861
13
18601fa
APPLICATIONS INFORMATION
Reference Input
The reference input of the LTC1861 SO-8 package is
internally tied to VCC. The span of the A/D converter is
therefore equal to VCC. The voltage on the reference input
of the LTC1861 MSOP package defines the span of the A/D
converter. The LTC1861 MSOP package can operate with
reference voltages from 1V to VCC.
GENERAL ANALOG CONSIDERATIONS
Grounding
The LTC1860/LTC1861 should be used with an analog
ground plane and single point grounding techniques. Do not
use wire wrapping techniques to breadboard and evaluate
the device. To achieve the optimum performance, use a
printed circuit board. The ground pins (AGND and DGND
for the LTC1861 MSOP package and GND for the LTC1860
and LTC1861 SO-8 package) should be tied directly to the
analog ground plane with minimum lead length.
Bypassing
For good performance, the VCC and VREF pins must be free
of noise and ripple. Any changes in the VCC/VREF voltage
with respect to ground during the conversion cycle can
induce errors or noise in the output code. Bypass the VCC
and VREF pins directly to the analog ground plane with
a minimum of 1μF tantalum. Keep the bypass capacitor
leads as short as possible.
Analog Inputs
Because of the capacitive redistribution A/D conversion
techniques used, the analog inputs of the LTC1860/LTC1861
have capacitive switching input current spikes. These cur-
rent spikes settle quickly and do not cause a problem if
source resistances are less than 200Ω or high speed op
amps are used (e.g., the LT®1211, LT1469, LT1807, LT1810,
LT1630, LT1226 or LT1215). But if large source resistances
are used, or if slow settling op amps drive the inputs, take
care to ensure the transients caused by the current spikes
settle completely before the conversion begins.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn