数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP2C35A5Q324I6N 数据表(PDF) 49 Page - Altera Corporation

部件名 EP2C35A5Q324I6N
功能描述  Cyclone II Device Family
Download  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP2C35A5Q324I6N 数据表(HTML) 49 Page - Altera Corporation

Back Button EP2C35A5Q324I6N Datasheet HTML 45Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 46Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 47Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 48Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 49Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 50Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 51Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 52Page - Altera Corporation EP2C35A5Q324I6N Datasheet HTML 53Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 168 page
background image
Altera Corporation
2–37
February 2007
Cyclone II Device Handbook, Volume 1
Cyclone II Architecture
There are five dynamic control input signals that feed the embedded
multiplier:
signa, signb, clk, clkena, and aclr. signa and signb
can be registered to match the data signal input path. The same
clk,
clkena, and aclr signals feed all registers within a single embedded
multiplier.
f
For more information on Cyclone II embedded multipliers, see the
Embedded Multipliers in Cyclone II Devices chapter.
I/O Structure &
Features
IOEs support many features, including:
Differential and single-ended I/O standards
3.3-V, 64- and 32-bit, 66- and 33-MHz PCI compliance
Joint Test Action Group (JTAG) boundary-scan test (BST) support
Output drive strength control
Weak pull-up resistors during configuration
Tri-state buffers
Bus-hold circuitry
Programmable pull-up resistors in user mode
Programmable input and output delays
Open-drain outputs
DQ and DQS I/O pins
VREF pins
Cyclone II device IOEs contain a bidirectional I/O buffer and three
registers for complete embedded bidirectional single data rate transfer.
Figure 2–20 shows the Cyclone II IOE structure. The IOE contains one
input register, one output register, and one output enable register. You can
use the input registers for fast setup times and output registers for fast
clock-to-output times. Additionally, you can use the output enable (OE)
register for fast clock-to-output enable timing. The Quartus II software
automatically duplicates a single OE register that controls multiple
output or bidirectional pins. You can use IOEs as input, output, or
bidirectional pins.


类似零件编号 - EP2C35A5Q324I6N

制造商部件名数据表功能描述
logo
Altera Corporation
EP2C35 ALTERA-EP2C35 Datasheet
3Mb / 54P
   SECTION IV. I/O STANDARDS
EP2C35 ALTERA-EP2C35 Datasheet
157Kb / 7P
   Cyclone Series Device Thermal Resistance
EP2C35 ALTERA-EP2C35 Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP2C35 ALTERA-EP2C35 Datasheet
2Mb / 182P
   Package Information Datasheet for Mature Altera Devices
EP2C35 ALTERA-EP2C35 Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
More results

类似说明 - EP2C35A5Q324I6N

制造商部件名数据表功能描述
logo
Altera Corporation
EP2C15AF484C7N ALTERA-EP2C15AF484C7N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256I8N ALTERA-EP2C5F256I8N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C20F484C6N ALTERA-EP2C20F484C6N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256C7N ALTERA-EP2C5F256C7N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5F256C6N ALTERA-EP2C5F256C6N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C8Q208C6 ALTERA-EP2C8Q208C6 Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP2C5Q208C8N ALTERA-EP2C5Q208C8N Datasheet
2Mb / 168P
   Section I. Cyclone II Device Family Data Sheet
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP3C10U256C6N ALTERA-EP3C10U256C6N Datasheet
7Mb / 274P
   Cyclone III Device Family Overview
EP4CE10E22C8N ALTERA-EP4CE10E22C8N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com