数据搜索系统,热门电子元器件搜索 |
|
DA28F640J5A-150 数据表(PDF) 37 Page - Intel Corporation |
|
DA28F640J5A-150 数据表(HTML) 37 Page - Intel Corporation |
37 / 51 page 28F320J5 and 28F640J5 Datasheet 37 0606_12 Figure 11. Clear Block Lock-Bit Flowchart Start Write 60H Write D0H Read Status Register SR.7 = Full Status Check if Desired Clear Block Lock-Bits Complete FULL STATUS CHECK PROCEDURE Bus Operation Write Write Standby Write FFH after the clear lock-bits operation to place device in read array mode. Bus Operation Standby SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command. If an error is detected, clear the status register before attempting retry or other error recovery. 1 0 Standby Command Clear Block Lock-Bits Setup Clear Block or Lock-Bits Confirm Comments Data = 60H Addr = X Data = D0H Addr = X Check SR.7 1 = WSM Ready 0=WSM Busy Command Comments Check SR.3 1 = Programming Voltage Error Detect Check SR.1 1 = Device Protect RP# = V IH, Master Lock-Bit Is Set Read Status Register Data (See Above) Voltage Range Error Device Protect Error SR.3 = SR. 1 = 1 0 1 0 Command Sequence Error SR.4,5 = 1 0 Clear Block Lock-Bits Error SR.5 = 1 0 Read Status Register Data Standby Check SR.4, 5 Both 1 = Command Sequence Error Standby Check SR.5 1 = Clear Block Lock-Bits Error Clear Block Lock-Bits Successful |
类似零件编号 - DA28F640J5A-150 |
|
类似说明 - DA28F640J5A-150 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |