数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP83848J 数据表(PDF) 20 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
部件名 DP83848J
功能描述  PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver
Download  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DP83848J 数据表(HTML) 20 Page - National Semiconductor (TI)

Back Button DP83848J Datasheet HTML 16Page - National Semiconductor (TI) DP83848J Datasheet HTML 17Page - National Semiconductor (TI) DP83848J Datasheet HTML 18Page - National Semiconductor (TI) DP83848J Datasheet HTML 19Page - National Semiconductor (TI) DP83848J Datasheet HTML 20Page - National Semiconductor (TI) DP83848J Datasheet HTML 21Page - National Semiconductor (TI) DP83848J Datasheet HTML 22Page - National Semiconductor (TI) DP83848J Datasheet HTML 23Page - National Semiconductor (TI) DP83848J Datasheet HTML 24Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 78 page
background image
www.national.com
20
3.0 Functional Description
The DP83848J supports two modes of operation using the
MII interface pins. The options are defined in the following
sections and include:
—MII Mode
— RMII Mode
The modes of operation can be selected by strap options
or register control. For RMII mode, it is required to use the
strap option, since it requires a 50 MHz clock instead of
the normal 25 MHz.
In the each of these modes, the IEEE 802.3 serial man-
agement interface is operational for device configuration
and status. The serial management interface of the MII
allows for the configuration and control of multiple PHY
devices, gathering of status, error information, and the
determination of the type and capabilities of the attached
PHY(s).
3.1 MII INTERFACE
The DP83848J incorporates the Media Independent Inter-
face (MII) as specified in Clause 22 of the IEEE 802.3u
standard. This interface may be used to connect PHY
devices to a MAC in 10/100 Mb/s systems. This section
describes the nibble wide MII data interface.
The nibble wide MII data interface consists of a receive
bus and a transmit bus each with control signals to facili-
tate data transfer between the PHY and the upper layer
(MAC).
3.1.1 Nibble-wide MII Data Interface
Clause 22 of the IEEE 802.3u specification defines the
Media Independent Interface. This interface includes a
dedicated receive bus and a dedicated transmit bus.
These two data buses, along with various control and sta-
tus signals, allow for the simultaneous exchange of data
between the DP83848J and the upper layer agent (MAC).
The receive interface consists of a nibble wide data bus
RXD[3:0], a receive error signal RX_ER, a receive data
valid flag RX_DV, and a receive clock RX_CLK for syn-
chronous transfer of the data. The receive clock operates
at either 2.5 MHz to support 10 Mb/s operation modes or
at 25 MHz to support 100 Mb/s operational modes.
The transmit interface consists of a nibble wide data bus
TXD[3:0], a transmit enable control signal TX_EN, and a
transmit clock TX_CLK which runs at either 2.5 MHz or 25
MHz.
Additionally, the MII includes the carrier sense signal
CRS, as well as a collision detect signal COL. The CRS
signal asserts to indicate the reception of data from the
network or as a function of transmit data in Half Duplex
mode. The COL signal asserts as an indication of a colli-
sion which can occur during half-duplex operation when
both a transmit and receive operation occur simulta-
neously.
3.1.2 Collision Detect
For Half Duplex, a 10BASE-T or 100BASE-TX collision is
detected when the receive and transmit channels are
active simultaneously. Collisions are reported by the COL
signal on the MII.
If the DP83848J is transmitting in 10 Mb/s mode when a
collision is detected, the collision is not reported until
seven bits have been received while in the collision state.
This prevents a collision being reported incorrectly due to
noise on the network. The COL signal remains set for the
duration of the collision.
If a collision occurs during a receive operation, it is imme-
diately reported by the COL signal.
When heartbeat is enabled (only applicable to 10 Mb/s
operation), approximately 1
µs after the transmission of
each packet, a Signal Quality Error (SQE) signal of
approximately 10 bit times is generated (internally) to indi-
cate successful transmission. SQE is reported as a pulse
on the COL signal of the MII.
3.1.3 Carrier Sense
Carrier Sense (CRS) is asserted due to receive activity,
once valid data is detected via the squelch function during
10 Mb/s operation. During 100 Mb/s operation CRS is
asserted when a valid link (SD) and two non-contiguous
zeros are detected on the line.
For 10 or 100 Mb/s Half Duplex operation, CRS is
asserted during either packet transmission or reception.
For 10 or 100 Mb/s Full Duplex operation, CRS is
asserted only due to receive activity.
CRS is deasserted following an end of packet.
3.2 Reduced MII Interface
The DP83848T incorporates the Reduced Media Indepen-
dent Interface (RMII) as specified in the RMII specification
(rev1.2) from the RMII Consortium. This interface may be
used to connect PHY devices to a MAC in 10/100 Mb/s
systems using a reduced number of pins. In this mode,
data is transferred 2-bits at a time using the 50 MHz
RMII_REF clock for both transmit and receive. The follow-
ing pins are used in RMII mode:
— TX_EN
— TXD[1:0]
— RX_ER (optional for Mac)
— CRS_DV
— RXD[1:0]
— X1 (RMII Reference clock is 50 MHz)
In addition, the RMII mode supplies an RX_DV signal
which allows for a simpler method of recovering receive
data without having to separate RX_DV from the CRS_DV
indication. This is especially useful for systems which do
not require CRS, such as systems that only support fulldu-
plex operation. This signal is also useful for diagnostic
testing where it may be desirable to loop Receive RMII
data directly to the transmitter.
Since the reference clock operates at 10 times the data
rate for 10 Mb/s operation, transmit data is sampled every
10 clocks. Likewise, receive data will be generated every
10th clock so that an attached device can sample the data
every 10 clocks.


类似零件编号 - DP83848J

制造商部件名数据表功能描述
logo
National Semiconductor ...
DP83848J NSC-DP83848J Datasheet
872Kb / 72P
   PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver
DP83848J NSC-DP83848J Datasheet
912Kb / 72P
   PHYTER짰 Mini / PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Tran
DP83848J NSC-DP83848J Datasheet
1,015Kb / 78P
   PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver
logo
Texas Instruments
DP83848J TI-DP83848J Datasheet
705Kb / 80P
[Old version datasheet]   DP83848J PHYTER Mini LS Commercial Temperature Single Port 10/100 Mb/s Ethernet Transceiver
DP83848J TI1-DP83848J Datasheet
705Kb / 81P
[Old version datasheet]   PHYTER Mini LS Commercial Temperature Single Port 10/100 Mb/s Ethernet Transceiver
More results

类似说明 - DP83848J

制造商部件名数据表功能描述
logo
National Semiconductor ...
DP83848J NSC-DP83848J Datasheet
872Kb / 72P
   PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver
DP83848J NSC-DP83848J_07 Datasheet
1,015Kb / 78P
   PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver
DP83848M NSC-DP83848M Datasheet
912Kb / 72P
   PHYTER짰 Mini / PHYTER짰 Mini LS Commercial Temperature Single Port 10/100 Ethernet Tran
DP83848K NSC-DP83848K_08 Datasheet
1Mb / 78P
   PHYTER짰 Mini LS Industrial Temperature Single Port 10/100 Ethernet Transceiver
DP83848M NSC-DP83848M_08 Datasheet
1Mb / 80P
   PHYTER짰 Mini - Commercial Temperature Single 10/100 Ethernet Transceiver
DP83848H NSC-DP83848H Datasheet
880Kb / 72P
   PHYTER짰 Mini - Extreme Temperature Single 10/100 Ethernet Transceiver
DP83848T NSC-DP83848T_08 Datasheet
1Mb / 81P
   PHYTER짰 Mini - Industrial Temperature Single 10/100 Ethernet Transceiver
logo
Texas Instruments
DP83848J TI1-DP83848J_14 Datasheet
705Kb / 81P
[Old version datasheet]   PHYTER Mini LS Commercial Temperature Single Port 10/100 Mb/s Ethernet Transceiver
DP83848K TI1-DP83848K_14 Datasheet
712Kb / 81P
[Old version datasheet]   PHYTER Mini LS Industrial Temperature Single Port 10/100 Ethernet Transceiver
logo
National Semiconductor ...
DP83848C NSC-DP83848C_08 Datasheet
2Mb / 84P
   PHYTER짰 - Commercial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com