数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

ATF1504ASV_05 Datasheet(数据表) 15 Page - ATMEL Corporation

部件型号  ATF1504ASV
说明  Low-voltage, Complex Programmable Logic Device
下载  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATF1504ASV Datasheet(HTML) 15 Page - ATMEL Corporation

Back Button ATF1504ASV_05 数据表 HTML 11Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 12Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 13Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 14Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 15Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 16Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 17Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 18Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 19Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 page
background image
15
ATF1504ASV(L)
1409J–PLD–6/05
Power-down Mode
The ATF1504ASV(L) includes an optional pin-controlled power-down feature. When this
mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the
device supply current is reduced to less than 3 mA. During power down, all output data
and internal logic states are latched internally and held. Therefore, all registered and
combinatorial output data remain valid. Any outputs that were in a High-Z state at the
onset will remain at High-Z. During power down, all input signals except the power-down
pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float
to indeterminate levels, further reducing system power. The power-down mode feature
is enabled in the logic design file or as a fitted or translated s/w option. Designs using
the power-down pin may not use the PD pin as a logic array input. However, all other PD
pin macrocell resources may still be used, including the buried feedback and foldback
product term array inputs.
Notes:
1. For slow slew outputs, add t
SSO.
2. Pin or product term.
3. Includes t
RPA for reduced-power bit enabled.
Power Down AC Characteristics
(1)(2)
Symbol
Parameter
-15
-20
Units
Min
Max
Min
Max
t
IVDH
Valid I, I/O before PD High
15
20
ns
tGVDH
Valid OE(2) before PD High
15
20
ns
t
CVDH
Valid Clock(2) before PD High
15
20
ns
t
DHIX
I, I/O Don’t Care after PD High
25
30
ns
tDHGX
OE(2) Don’t Care after PD High
25
30
ns
t
DHCX
Clock(2) Don’t Care after PD High
25
30
ns
t
DLIV
PD Low to Valid I, I/O
1
1
µs
tDLGV
PD Low to Valid OE (Pin or Term)
1
1
µs
t
DLCV
PD Low to Valid Clock (Pin or Term)
1
1
µs
t
DLOV
PD Low to Valid Output
1
1
µs




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl