数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

ATF1504ASV_05 Datasheet(数据表) 13 Page - ATMEL Corporation

部件型号  ATF1504ASV
说明  Low-voltage, Complex Programmable Logic Device
下载  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATF1504ASV Datasheet(HTML) 13 Page - ATMEL Corporation

Back Button ATF1504ASV_05 数据表 HTML 9Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 10Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 11Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 12Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 13Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 14Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 15Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 16Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 17Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 page
background image
13
ATF1504ASV(L)
1409J–PLD–6/05
AC Characteristics
Symbol
Parameter
-15
-20
Units
Min
Max
Min
Max
tPD1
Input or Feedback to Non-Registered Output
3
15
20
ns
t
PD2
I/O Input or Feedback to Non-Registered Feedback
3
12
16
ns
tSU
Global Clock Setup Time
11
13.5
ns
tH
Global Clock Hold Time
0
0
ns
t
FSU
Global Clock Setup Time of Fast Input
3
3
ns
tFH
Global Clock Hold Time of Fast Input
1.0
2
MHz
tCOP
Global Clock to Output Delay
9
12
ns
t
CH
Global Clock High Time
5
6
ns
tCL
Global Clock Low Time
5
6
ns
tASU
Array Clock Setup Time
5
7
ns
t
AH
Array Clock Hold Time
4
4
ns
tACOP
Array Clock Output Delay
15
18.5
ns
tACH
Array Clock High Time
6
8
ns
t
ACL
Array Clock Low Time
6
8
ns
tCNT
Minimum Clock Global Period
13
17
ns
fCNT
Maximum Internal Global Clock Frequency
76.9
66
MHz
t
ACNT
Minimum Array Clock Period
13
17
ns
fACNT
Maximum Internal Array Clock Frequency
76.9
58.8
MHz
f
MAX
Maximum Clock Frequency
100
83.3
MHz
t
IN
Input Pad and Buffer Delay
2
2.5
ns
tIO
I/O Input Pad and Buffer Delay
2
2.5
ns
t
FIN
Fast Input Delay
2
2
ns
t
SEXP
Foldback Term Delay
8
10
ns
tPEXP
Cascade Logic Delay
1
1
ns
t
LAD
Logic Array Delay
6
8
ns
t
LAC
Logic Control Delay
3.5
4.5
ns
tIOE
Internal Output Enable Delay
3
3
ns
tOD1
Output Buffer and Pad Delay
(Slow slew rate = OFF; V
CCIO = 5V; CL = 35 pF)
34
ns
t
OD2
Output Buffer and Pad Delay
(Slow slew rate = OFF; V
CCIO = 3.3V; CL = 35 pF)
34
ns
t
OD3
Output Buffer and Pad Delay
(Slow slew rate = ON; VCCIO = 5V or 3.3V; CL = 35 pF)
56
ns
tZX1
Output Buffer Enable Delay
(Slow slew rate = OFF; VCCIO = 5.0V; CL = 35 pF)
79
ns




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl