数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

ATF1504ASV_05 Datasheet(数据表) 8 Page - ATMEL Corporation

部件型号  ATF1504ASV
说明  Low-voltage, Complex Programmable Logic Device
下载  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATF1504ASV Datasheet(HTML) 8 Page - ATMEL Corporation

Back Button ATF1504ASV_05 数据表 HTML 4Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 5Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 6Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 7Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 8Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 9Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 10Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 11Page - ATMEL Corporation ATF1504ASV_05 数据表 HTML 12Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 page
background image
8
ATF1504ASV(L)
1409J–PLD–6/05
Input Diagram
I/O Diagram
Speed/Power
Management
The ATF1504ASV(L) has several built-in speed and power management features. The
ATF1504ASV(L) contains circuitry that automatically puts the device into a low power
standby mode when no logic transitions are occurring. This not only reduces power con-
sumption during inactive periods, but also provides proportional power savings for most
applications running at system speeds below 5 MHz. This feature may be selected as a
device option.
To further reduce power, each ATF1504ASV(L) macrocell has a reduced-power bit fea-
ture. This feature allows individual macrocells to be configured for maximum power
savings. This feature may be selected as a design option.
All ATF1504ASV(L) also have an optional power-down mode. In this mode, current
drops to below 5 mA. When the power-down option is selected, either PD1 or PD2 pins
(or both) can be used to power down the part. The power-down option is selected in the
design source file. When enabled, the device goes into power down when either PD1 or
PD2 is high. In the power-down mode, all internal logic signals are latched and held, as
are any enabled outputs.
All pin transitions are ignored until the PD pin is brought low. When the power-down fea-
ture is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However,
the pin’s macrocell may still be used to generate buried foldback and cascade logic
signals.




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl