数据搜索系统,热门电子元器件搜索 |
|
CS42435-CMZ 数据表(PDF) 3 Page - Cirrus Logic |
|
CS42435-CMZ 数据表(HTML) 3 Page - Cirrus Logic |
3 / 57 page DS685F2 3 CS42435 5.10 Power Supply, Grounding, and PCB Layout ................................................................................. 36 6. REGISTER QUICK REFERENCE ......................................................................................................... 37 7. REGISTER DESCRIPTION ................................................................................................................... 39 7.1 Memory Address Pointer (MAP) ..................................................................................................... 39 7.1.1 Increment (INCR) .................................................................................................................. 39 7.1.2 Memory Address Pointer (MAP[6:0]) ..................................................................................... 39 7.2 Chip I.D. and Revision Register (Address 01h) (Read Only) .......................................................... 39 7.2.1 Chip I.D. (CHIP_ID[3:0]) ........................................................................................................ 39 7.2.2 Chip Revision (REV_ID[3:0]) ................................................................................................. 39 7.3 Power Control (Address 02h) ......................................................................................................... 40 7.3.1 Power Down ADC Pairs (PDN_ADCX) ................................................................................. 40 7.3.2 Power Down DAC Pairs (PDN_DACX) ................................................................................. 40 7.3.3 Power Down (PDN) ............................................................................................................... 40 7.4 Functional Mode (Address 03h) ...................................................................................................... 41 7.4.1 MCLK Frequency (MFREQ[2:0]) ........................................................................................... 41 7.5 Miscellaneous Control (Address 04h) ............................................................................................. 41 7.5.1 Freeze Controls (FREEZE) ................................................................................................... 41 7.5.2 Auxiliary Digital Interface Format (AUX_DIF) ........................................................................ 41 7.6 ADC Control & DAC De-Emphasis (Address 05h) ......................................................................... 42 7.6.1 ADC1-2 High-Pass Filter Freeze (ADC1-2_HPF FREEZE) .................................................. 42 7.6.2 DAC De-Emphasis Control (DAC_DEM) ............................................................................... 42 7.6.3 ADC1 Single-Ended Mode (ADC1 SINGLE) ......................................................................... 42 7.6.4 ADC2 Single-Ended Mode (ADC2 SINGLE) ......................................................................... 43 7.7 Transition Control (Address 06h) .................................................................................................... 43 7.7.1 Single Volume Control (DAC_SNGVOL, ADC_SNGVOL) .................................................... 43 7.7.2 Soft Ramp and Zero Cross Control (ADC_SZC[1:0], DAC_SZC[1:0]) .................................. 43 7.7.3 Auto-Mute (AMUTE) .............................................................................................................. 44 7.7.4 Mute ADC Serial Port (MUTE ADC_SP) ............................................................................... 44 7.8 DAC Channel Mute (Address 07h) ................................................................................................. 44 7.8.1 Independent Channel Mute (AOUTX_MUTE) ....................................................................... 44 7.9 AOUTX Volume Control (Addresses 08h- 0Fh) .......................................................................... 45 7.9.1 Volume Control (AOUTX_VOL[7:0]) ...................................................................................... 45 7.10 DAC Channel Invert (Address 10h) .............................................................................................. 45 7.10.1 Invert Signal Polarity (INV_AOUTX) .................................................................................... 45 7.11 AINX Volume Control (Address 11h-14h) .....................................................................................45 7.11.1 AINX Volume Control (AINX_VOL[7:0]) .............................................................................. 45 7.12 ADC Channel Invert (Address 17h) .............................................................................................. 46 7.12.1 Invert Signal Polarity (INV_AINX) ........................................................................................ 46 7.13 Status (Address 19h) (Read Only) ................................................................................................ 46 7.13.1 Clock Error (CLK ERROR) .................................................................................................. 46 7.13.2 ADC Overflow (ADCX_OVFL) ............................................................................................. 46 7.14 Status Mask (Address 1Ah) .......................................................................................................... 47 8. EXTERNAL FILTERS............................................................................................................................ 48 8.1 ADC Input Filter .............................................................................................................................. 48 8.1.1 Passive Input Filter ................................................................................................................ 49 8.1.2 Passive Input Filter w/Attenuation ......................................................................................... 49 8.2 DAC Output Filter ........................................................................................................................... 50 9. ADC FILTER PLOTS............................................................................................................................. 51 10. DAC FILTER PLOTS........................................................................................................................... 53 11. PARAMETER DEFINITIONS............................................................................................................... 55 12. REFERENCES..................................................................................................................................... 55 13. PACKAGE INFORMATION................................................................................................................. 56 13.1 Thermal Characteristics ............................................................................................................... 56 14. ORDERING INFORMATION ............................................................................................................... 57 |
类似零件编号 - CS42435-CMZ |
|
类似说明 - CS42435-CMZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |