数据搜索系统,热门电子元器件搜索 |
|
CS4362-KQZR 数据表(PDF) 10 Page - Cirrus Logic |
|
CS4362-KQZR 数据表(HTML) 10 Page - Cirrus Logic |
10 / 42 page 10 DS257F2 CS4362 DSD - SWITCHING CHARACTERISTICS (TA=-10°C to 70°C; Logic 0 = GND; VLS = 1.8 V to 5.5 V; Logic 1 = VLS Volts; CL =30 pF) Note: 18. Min is 4 times 64x DSD or 2 times 128x DSD, and Max is 12 times 64x DSD or 6 times 128x DSD. The proper MCLK to DSD_SCLK ratio must be set either by the DIF registers or the M0:2 pins Parameter Symbol Min Typ Max Unit Master Clock Frequency (Note 18) 4.096 - 38.4 MHz MCLK Duty Cycle (All DSD modes) 40 50 60 % DSD_SCLK Pulse Width Low tsclkl 20 - - ns DSD_SCLK Pulse Width High tsclkh 20 - - ns DSD_SCLK Frequency (64x Oversam- pled) (128x Oversampled) 1.024 2.048 - - 3.2 6.4 MHz MHz DSD_L / _R valid to DSD_SCLK rising setup time tsdlrs 20 - - ns DSD_SCLK rising to DSD_L or DSD_R hold time tsdh 20 - - ns sclkh t sclkl t DSD_L, DSD_R DSD_SCLK sdlrs t sdh t Figure 2. Direct Stream Digital - Serial Audio Input Timing |
类似零件编号 - CS4362-KQZR |
|
类似说明 - CS4362-KQZR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |