数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LFE270SE-7QN208I 数据表(PDF) 9 Page - Lattice Semiconductor

部件名 LFE270SE-7QN208I
功能描述  LatticeECP2/M Family Data Sheet
Download  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

LFE270SE-7QN208I 数据表(HTML) 9 Page - Lattice Semiconductor

Back Button LFE270SE-7QN208I Datasheet HTML 5Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 6Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 7Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 8Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 9Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 10Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 11Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 12Page - Lattice Semiconductor LFE270SE-7QN208I Datasheet HTML 13Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 386 page
background image
2-6
Architecture
Lattice Semiconductor
LatticeECP2/M Family Data Sheet
ROM Mode
ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished
through the programming interface during PFU configuration.
Routing
There are many resources provided in the LatticeECP2/M devices to route signals individually or as busses with
related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing)
segments.
The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) and x6 (spans seven PFU).
The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and
x6 resources are buffered, allowing the routing of both short and long connections between PFUs.
The LatticeECP2/M family has an enhanced routing architecture that produces a compact design. The ispLEVER
design tool suite takes the output of the synthesis tool and places and routes the design. Generally, the place and
route tool is completely automatic, although an interactive routing editor is available to optimize the design.
sysCLOCK Phase Locked Loops (GPLL/SPLL)
The sysCLOCK PLLs provide the ability to synthesize clock frequencies. All the devices in the LatticeECP2/M fam-
ily support two General Purpose PLLs (GPLLs) which are full-featured PLLs. In addition, some of the larger
devices have two to six Standard PLLs (SPLLs) that have a subset of GPLL functionality.
General Purpose PLL (GPLL)
The architecture of the GPLL is shown in Figure 2-5. A description of the GPLL functionality follows.
CLKI is the reference frequency (generated either from the pin or from routing) for the PLL. CLKI feeds into the
Input Clock Divider block. The CLKFB is the feedback signal (generated from CLKOP or from a user clock PIN/
logic). This signal feeds into the Feedback Divider. The Feedback Divider is used to multiply the reference fre-
quency.
The Delay Adjust Block adjusts either the delays of the reference or feedback signals. The Delay Adjust Block can
either be programmed during configuration or can be adjusted dynamically. The setup, hold or clock-to-out times of
the device can be improved by programming a delay in the feedback or input path of the PLL, which will advance or
delay the output clock with reference to the input clock.
Following the Delay Adjust Block, both the input path and feedback signals enter the Voltage Controlled Oscillator
(VCO) block. In this block the difference between the input path and feedback signals is used to control the fre-
quency and phase of the oscillator. A LOCK signal is generated by the VCO to indicate that the VCO has locked
onto the input clock signal. In dynamic mode, the PLL may lose lock after a dynamic delay adjustment and not
relock until the tLOCK parameter has been satisfied. LatticeECP2/M devices have two dedicated pins on the left and
right edges of the device for connecting optional external capacitors to the VCO. This allows the PLLs to operate at
a lower frequency. This is a shared resource that can only be used by one PLL (GPLL or SPLL) per side.
The output of the VCO then enters the post-scalar divider. The post-scalar divider allows the VCO to operate at
higher frequencies than the clock output (CLKOP), thereby increasing the frequency range. A secondary divider
takes the CLKOP signal and uses it to derive lower frequency outputs (CLKOK). The Phase/Duty Select block
adjusts the phase and duty cycle of the CLKOP signal and generates the CLKOS signal. The phase/duty cycle set-
ting can be pre-programmed or dynamically adjusted.
The primary output from the post scalar divider CLKOP along with the outputs from the secondary divider (CLKOK)
and Phase/Duty select (CLKOS) are fed to the clock distribution network.


类似零件编号 - LFE270SE-7QN208I

制造商部件名数据表功能描述
logo
Murata Manufacturing Co...
LFE21560MHA1A004 MURATA1-LFE21560MHA1A004 Datasheet
485Kb / 17P
   Filters for Communication Equipment
06.12.25
LFE21560MHA1A004 MURATA1-LFE21560MHA1A004 Datasheet
474Kb / 17P
   Filters for Communication Equipment
06.12.25
More results

类似说明 - LFE270SE-7QN208I

制造商部件名数据表功能描述
logo
Lattice Semiconductor
LFSC LATTICE-LFSC Datasheet
2Mb / 237P
   LatticeSC/M Family Data Sheet
MACHXO LATTICE-MACHXO Datasheet
942Kb / 95P
   MachXO Family Data Sheet
logo
Microchip Technology
PIC24FJ192GA110-I MICROCHIP-PIC24FJ192GA110-I Datasheet
2Mb / 330P
   PIC24FJ256GA110 Family Data Sheet
08/04/10
logo
Lattice Semiconductor
LCMXO2-7000HC-6TG144C LATTICE-LCMXO2-7000HC-6TG144C Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
DS1035 LATTICE-DS1035 Datasheet
7Mb / 106P
   MachXO2??Family Data Sheet
logo
Freescale Semiconductor...
MC68711E20CFNE2 FREESCALE-MC68711E20CFNE2 Datasheet
1Mb / 242P
   M68HC11E Family Data Sheet
logo
Lattice Semiconductor
XP2 LATTICE-XP2 Datasheet
1Mb / 92P
   LatticeXP2 Family Data Sheet
logo
Cree, Inc
XLAMPMCE CREE-XLAMPMCE Datasheet
1Mb / 14P
   Product family data sheet
logo
Microchip Technology
PIC18F66K22-I MICROCHIP-PIC18F66K22-I Datasheet
4Mb / 550P
   PIC18F87K22 Family Data Sheet
05/02/11
logo
Lattice Semiconductor
LFXP LATTICE-LFXP Datasheet
788Kb / 130P
   LatticeXP Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com