数据搜索系统,热门电子元器件搜索 |
|
LFE26E-5F484I 数据表(PDF) 33 Page - Lattice Semiconductor |
|
LFE26E-5F484I 数据表(HTML) 33 Page - Lattice Semiconductor |
33 / 386 page 2-30 Architecture Lattice Semiconductor LatticeECP2/M Family Data Sheet Figure 2-28. PIC Diagram Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as “T” and “C”) as shown in Figure 2-28. The PAD Labels “T” and “C” distinguish the two PIOs. Approximately 50% of the PIO pairs on the left and right edges of the device can be configured as true LVDS outputs. All I/O pairs can operate as inputs. OPOS1 ONEG1 TD INCK** INDD INFF IPOS0 IPOS1 CLK CE LSR GSRN CLK1 CLK0 CEO CEI sysIO Buffer PADA “T” PADB “C” LSR GSR ECLK1 DDRCLKPOL* *Signals are available on left/right/bottom edges only. ** Selected blocks. IOLD0 DI Tristate Register Block Output Register Block Input Register Block Control Muxes PIOB PIOA OPOS0 OPOS2* ONEG0 ONEG2* DQSXFER* QPOS1* QNEG1* QNEG0* QPOS0* IOLT0 ECLK2 |
类似零件编号 - LFE26E-5F484I |
|
类似说明 - LFE26E-5F484I |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |