数据搜索系统,热门电子元器件搜索 |
|
LFE26E-6F672C 数据表(PDF) 39 Page - Lattice Semiconductor |
|
LFE26E-6F672C 数据表(HTML) 39 Page - Lattice Semiconductor |
39 / 386 page 2-36 Architecture Lattice Semiconductor LatticeECP2/M Family Data Sheet Top Edge The PICs on the top edge are different from PIOs on the left, right and bottom edges. PIOs on this edge do not have DDR registers or DQS signals. The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Addi- tional detail is provided in the Signal Descriptions table. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. Interfaces on the left and right edges are designed for DDR mem- ories that support 16 bits of data, whereas interfaces on the bottom are designed for memories that support 18 bits of data. Figure 2-33. DQS Input Routing for the Left and Right Edges of the Device PIO B PIO A PIO B PIO A Assigned DQS Pin DQS Delay sysIO Buffer PADA "T" PADB "C" LVDS Pair PADA "T" PADB "C" LVDS Pair PIO A PIO B PADA "T" PADB "C" LVDS Pair PIO A PIO B PADA "T" PADB "C" LVDS Pair PIO A PIO B PADA "T" PADB "C" LVDS Pair PIO A PIO B PADA "T" PADB "C" LVDS Pair PIO A PIO B PADA "T" PADB "C" LVDS Pair PIO A PIO B PADA "T" PADB "C" LVDS Pair |
类似零件编号 - LFE26E-6F672C |
|
类似说明 - LFE26E-6F672C |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |