数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LFE26E-5F484C 数据表(PDF) 34 Page - Lattice Semiconductor

部件名 LFE26E-5F484C
功能描述  LatticeECP2/M Family Data Sheet
Download  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

LFE26E-5F484C 数据表(HTML) 34 Page - Lattice Semiconductor

Back Button LFE26E-5F484C Datasheet HTML 30Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 31Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 32Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 33Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 34Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 35Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 36Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 37Page - Lattice Semiconductor LFE26E-5F484C Datasheet HTML 38Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 386 page
background image
2-31
Architecture
Lattice Semiconductor
LatticeECP2/M Family Data Sheet
Table 2-12. PIO Signals List
PIO
The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic
block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selec-
tion logic.
Input Register Block
The input register blocks for PIOs in left, right and bottom edges contain delay elements and registers that can be
used to condition high-speed interface signals, such as DDR memory interfaces and source synchronous inter-
faces, before they are passed to the device core. Figure 2-29 shows the diagram of the input register block for left,
right and bottom edges. The input register block for the top edge contains one memory element to register the input
signal as shown in Figure 2-30. The following description applies to the input register block for PIOs in the left, right
and bottom edges of the device.
Input signals are fed from the sysI/O buffer to the input register block (as signal DI). If desired, the input signal can
bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and,
in selected blocks, the input to the DQS delay block. If an input delay is desired, designers can select either a fixed
delay or a dynamic delay DEL[3:0]. The delay, if selected, reduces input register hold time requirements when
using a global clock.
The input block allows three modes of operation. In the single data rate (SDR) the data is registered, by one of the
registers in the single data rate sync register block, with the system clock. In DDR Mode, two registers are used to
sample the data on the positive and negative edges of the DQS signal, creating two data streams, D0 and D1.
These two data streams are synchronized with the system clock before entering the core. Further discussion on
this topic is in the DDR Memory section of this data sheet.
Name
Type
Description
CE0, CE1
Control from the core
Clock enables for input and output block flip-flops
CLK0, CLK1
Control from the core
System clocks for input and output blocks
ECLK1, ECLK2
Control from the core
Fast edge clocks
LSR
Control from the core
Local Set/Reset
GSRN
Control from routing
Global Set/Reset (active low)
INCK
2
Input to the core
Input to Primary Clock Network or PLL reference inputs
DQS
Input to PIO
DQS signal from logic (routing) to PIO
INDD
Input to the core
Unregistered data input to core
INFF
Input to the core
Registered input on positive edge of the clock (CLK0)
IPOS0, IPOS1
Input to the core
Double data rate registered inputs to the core
QPOS0
1, QPOS11
Input to the core
Gearbox pipelined inputs to the core
QNEG0
1, QNEG11
Input to the core
Gearbox pipelined inputs to the core
OPOS0, ONEG0,
OPOS2, ONEG2
Output data from the core
Output signals from the core for SDR and DDR operation
OPOS1 ONEG1
Tristate control from the core
Signals to Tristate Register block for DDR operation
DEL[3:0]
Control from the core
Dynamic input delay control bits
TD
Tristate control from the core
Tristate signal from the core used in SDR operation
DDRCLKPOL
Control from clock polarity bus Controls the polarity of the clock (CLK0) that feed the DDR input block
DQSXFER
Control from core
Controls signal to the Output block
1. Signals available on left/right/bottom only.
2. Selected I/O.


类似零件编号 - LFE26E-5F484C

制造商部件名数据表功能描述
logo
Murata Manufacturing Co...
LFE21560MHA1A004 MURATA1-LFE21560MHA1A004 Datasheet
485Kb / 17P
   Filters for Communication Equipment
06.12.25
LFE21560MHA1A004 MURATA1-LFE21560MHA1A004 Datasheet
474Kb / 17P
   Filters for Communication Equipment
06.12.25
More results

类似说明 - LFE26E-5F484C

制造商部件名数据表功能描述
logo
Lattice Semiconductor
LFSC LATTICE-LFSC Datasheet
2Mb / 237P
   LatticeSC/M Family Data Sheet
MACHXO LATTICE-MACHXO Datasheet
942Kb / 95P
   MachXO Family Data Sheet
logo
Microchip Technology
PIC24FJ192GA110-I MICROCHIP-PIC24FJ192GA110-I Datasheet
2Mb / 330P
   PIC24FJ256GA110 Family Data Sheet
08/04/10
logo
Lattice Semiconductor
LCMXO2-7000HC-6TG144C LATTICE-LCMXO2-7000HC-6TG144C Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
DS1035 LATTICE-DS1035 Datasheet
7Mb / 106P
   MachXO2??Family Data Sheet
logo
Freescale Semiconductor...
MC68711E20CFNE2 FREESCALE-MC68711E20CFNE2 Datasheet
1Mb / 242P
   M68HC11E Family Data Sheet
logo
Lattice Semiconductor
XP2 LATTICE-XP2 Datasheet
1Mb / 92P
   LatticeXP2 Family Data Sheet
logo
Cree, Inc
XLAMPMCE CREE-XLAMPMCE Datasheet
1Mb / 14P
   Product family data sheet
logo
Microchip Technology
PIC18F66K22-I MICROCHIP-PIC18F66K22-I Datasheet
4Mb / 550P
   PIC18F87K22 Family Data Sheet
05/02/11
logo
Lattice Semiconductor
LFXP LATTICE-LFXP Datasheet
788Kb / 130P
   LatticeXP Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com