数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC48F4400P0V00 数据表(PDF) 55 Page - Numonyx B.V

部件名 PC48F4400P0V00
功能描述  Numonyx Wireless Flash Memory (W18)
Download  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUMONYX [Numonyx B.V]
网页  http://www.numonyx.com
标志 NUMONYX - Numonyx B.V

PC48F4400P0V00 数据表(HTML) 55 Page - Numonyx B.V

Back Button PC48F4400P0V00 Datasheet HTML 51Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 52Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 53Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 54Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 55Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 56Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 57Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 58Page - Numonyx B.V PC48F4400P0V00 Datasheet HTML 59Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 102 page
background image
November 2007
Datasheet
Order Number: 290701-18
55
Numonyx™ Wireless Flash Memory (W18)
10.0
Read Operations
The device supports two read modes - asynchronous page and synchronous burst
mode. Asynchronous page mode is the default read mode after device power-up or a
reset. The Read Configuration Register (RCR) must be configured to enable
synchronous burst reads of the flash memory array (see Section 14.0, “Set Read
Configuration Register” on page 78).
Each partition of the device can be in any of four read states: Read Array, Read
Identifier, Read Status or CFI Query. Upon power-up, or after a reset, all partitions of
the device default to the Read Array state. To change a partition’s read state, the
appropriate read command must be written to the device (see Section 9.2, “Device
Commands” on page 50).
The following sections describe device read modes and read states in detail.
10.1
Asynchronous Page Read Mode
Following a device power-up or reset, asynchronous page mode is the default read
mode and all partitions are set to Read Array. However, to perform array reads after
any other device operation (e.g. write operation), the Read Array command must be
issued in order to read from the flash memory array.
Note:
Asynchronous page-mode reads can only be performed when Read Configuration
Register bit RCR[15] is set (see Section 14.0, “Set Read Configuration Register” on
page 78).
To perform an asynchronous page mode read, an address is driven onto A[MAX:0], and
CE#, OE# and ADV# are asserted. WE# and RST# must be deasserted. WAIT is
asserted during asynchronous page mode. ADV# can be driven high to latch the
address, or it must be held low throughout the read cycle. CLK is not used for
asynchronous page-mode reads, and is ignored. If only asynchronous reads are to be
performed, CLK should be tied to a valid VIH level, WAIT signal can be floated and
ADV# must be tied to ground. Array data is driven onto DQ[15:0] after an initial access
time tAVQV delay. (see Section 7.0, “AC Characteristics” on page 26).
In asynchronous page mode, four data words are “sensed” simultaneously from the flash
memory array and loaded into an internal page buffer. The buffer word corresponding
to the initial address on A[MAX:0] is driven onto DQ[15:0] after the initial access delay.
Address bits A[MAX:2] select the 4-word page. Address bits A[1:0] determine which
word of the 4-word page is output from the data buffer at any given time.
10.2
Synchronous Burst Read Mode
Read Configuration Register bits RCR[15:0] must be set before synchronous burst
operation can be performed. Synchronous burst mode can be performed for both array
and non-array reads such as Read ID, Read Status or Read Query (See for details).
Synchronous burst mode outputs 4, 8, 16, or . To perform a synchronous burst- read, an
initial address is driven onto A[MAX:0], and CE# and OE# are asserted. WE# and
RST# must be deasserted. ADV# is asserted, and then deasserted to latch the address.
Alternately, ADV# can remain asserted throughout the burst access, in which case the
address is latched on the next valid CLK edge after ADV# is asserted. See Section 14.0,
“Set Read Configuration Register” on page 78
During synchronous array and non-array read modes, the first word is output from the
data buffer on the next valid CLK edge after the initial access latency delay (see Section
14.2, “First Access Latency Count (RCR[13:11])” on page 79). Subsequent data is


类似零件编号 - PC48F4400P0V00

制造商部件名数据表功能描述
logo
Intel Corporation
PC48F4400P0VB00 INTEL-PC48F4400P0VB00 Datasheet
1Mb / 102P
   Intel StrataFlash Embedded Memory
logo
Numonyx B.V
PC48F4400P0VB00 NUMONYX-PC48F4400P0VB00 Datasheet
1Mb / 99P
   Numonyx StrataFlash Embedded Memory
logo
Micron Technology
PC48F4400P0VB0E MICRON-PC48F4400P0VB0E Datasheet
1Mb / 98P
   Micron Parallel NOR Flash Embedded Memory (P30-65nm)
PC48F4400P0VB0E MICRON-PC48F4400P0VB0E Datasheet
1Mb / 98P
   Micron Parallel NOR Flash Embedded Memory (P30-65nm)
PC48F4400P0VB0EE MICRON-PC48F4400P0VB0EE Datasheet
1Mb / 95P
   256Mb and 512Mb (256Mb/256Mb), P30-65nm
More results

类似说明 - PC48F4400P0V00

制造商部件名数据表功能描述
logo
Numonyx B.V
313272-06 NUMONYX-313272-06 Datasheet
1Mb / 90P
   Numonyx Wireless Flash Memory (W18) with AD Multiplexed IO
28F640W30 NUMONYX-28F640W30 Datasheet
1Mb / 102P
   Numonyx Wireless Flash Memory (W30)
251407-13 NUMONYX-251407-13 Datasheet
652Kb / 46P
   Wireless Flash Memory (W18/W30 SCSP)
313295-04 NUMONYX-313295-04 Datasheet
1Mb / 98P
   Numonyx StrataFlash Wireless Memory
logo
Micron Technology
JS28F128P30TF75A MICRON-JS28F128P30TF75A Datasheet
1Mb / 90P
   Numonyx Axcell P30-65nm Flash Memory
JS28F512P30TFA MICRON-JS28F512P30TFA Datasheet
11Mb / 86P
   Numonyx Axcell P30-65nm Flash Memory
logo
Intel Corporation
TE28F640J3D75 INTEL-TE28F640J3D75 Datasheet
916Kb / 68P
   Numonyx??Embedded Flash Memory (J3 v. D)
logo
Numonyx B.V
TE28F320J3D-75 NUMONYX-TE28F320J3D-75 Datasheet
911Kb / 68P
   Numonyx??Embedded Flash Memory (J3 v. D)
logo
Intel Corporation
28F128W18 INTEL-28F128W18 Datasheet
1Mb / 100P
   Intel짰 Wireless Flash Memory
logo
Micron Technology
JS28F256P30B95A MICRON-JS28F256P30B95A Datasheet
1Mb / 97P
   Numonyx StrataFlash Embedded Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com