数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC48F4400P0Y00 数据表(PDF) 62 Page - Numonyx B.V

部件名 PC48F4400P0Y00
功能描述  Numonyx Wireless Flash Memory (W18)
Download  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUMONYX [Numonyx B.V]
网页  http://www.numonyx.com
标志 NUMONYX - Numonyx B.V

PC48F4400P0Y00 数据表(HTML) 62 Page - Numonyx B.V

Back Button PC48F4400P0Y00 Datasheet HTML 58Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 59Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 60Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 61Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 62Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 63Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 64Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 65Page - Numonyx B.V PC48F4400P0Y00 Datasheet HTML 66Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 102 page
background image
Numonyx™ Wireless Flash Memory (W18)
Datasheet
November 2007
62
Order Number: 290701-18
Numonyx™ Wireless Flash Memory (W18)
11.3.2
Setup
After receiving the EFP Setup (30h) and EFP Confirm (D0h) command sequence, SR[7]
transitions from a 1 to a 0 indicating that the WSM is busy with EFP algorithm startup.
A delay before checking SR[7] is required to allow the WSM time to perform all of its
setups and checks (VPP level and block lock status). If an error is detected, Status
Register bits SR[4], SR[3], and/or SR[1] are set and EFP operation terminates.
Note:
After the EFP Setup and Confirm command sequence, reads from the device
automatically output Status Register data. Do not issue the Read Status Register
command; it will be interpreted as data to program at WA0.
11.3.3
Program
After setup completion, the host programming system must check SR[0] to determine
“data-stream ready" status (SR[0]=0). Each subsequent write after this is a program-
data write to the flash array. Each cell within the memory word to be programmed to 0
receives one WSM pulse; additional pulses, if required, occur in the verify phase.
SR[0]=1 indicates that the WSM is busy applying the program pulse.
The host programmer must poll the device's Status Register for the "program done"
state after each data-stream write. SR[0]=0 indicates that the appropriate cell(s)
within the accessed memory location have received their single WSM program pulse,
and that the device is now ready for the next word. Although the host may check full
status for errors at any time, it is only necessary on a block basis, after EFP exit.
Addresses must remain within the target block. Supplying an address outside the
target block immediately terminates the program phase; the WSM then enters the EFP
verify phase.
The address can either hold constant or it can increment. The device compares the
incoming address to that stored from the setup phase (WA0); if they match, the WSM
programs the new data word at the next sequential memory location. If they differ, the
WSM jumps to the new address location.
The program phase concludes when the host programming system writes to a different
block address, and data supplied must be FFFFh. Upon program phase completion, the
device enters the EFP verify phase.
11.3.4
Verify
A high percentage of the flash bits program on the first WSM pulse. However, for those
cells that do not completely program on their first attempt, EFP internal verification
identifies them and applies additional pulses as required.
The verify phase is identical in flow to the program phase, except that instead of
programming incoming data, the WSM compares the verify-stream data to that which
was previously programmed into the block. If the data compares correctly, the host
programmer proceeds to the next word. If not, the host waits while the WSM applies an
additional pulse(s).
The host programmer must reset its initial verify-word address to the same starting
location supplied during the program phase. It then reissues each data word in the
same order as during the program phase. Like programming, the host may write each
subsequent data word to WA0 or it may increment up through the block addresses.
The verification phase concludes when the interfacing programmer writes to a different
block address; data supplied must be FFFFh. Upon completion of the verify phase, the
device enters the EFP exit phase.


类似零件编号 - PC48F4400P0Y00

制造商部件名数据表功能描述
logo
Numonyx B.V
PC48F4400P0T1B0 NUMONYX-PC48F4400P0T1B0 Datasheet
2Mb / 139P
   StrataFlash짰 Cellular Memory
PC48F4400P0T1U0 NUMONYX-PC48F4400P0T1U0 Datasheet
2Mb / 139P
   StrataFlash짰 Cellular Memory
PC48F4400P0T1V0 NUMONYX-PC48F4400P0T1V0 Datasheet
2Mb / 139P
   StrataFlash짰 Cellular Memory
PC48F4400P0TBB0 NUMONYX-PC48F4400P0TBB0 Datasheet
2Mb / 139P
   StrataFlash짰 Cellular Memory
PC48F4400P0TBU0 NUMONYX-PC48F4400P0TBU0 Datasheet
2Mb / 139P
   StrataFlash짰 Cellular Memory
More results

类似说明 - PC48F4400P0Y00

制造商部件名数据表功能描述
logo
Numonyx B.V
313272-06 NUMONYX-313272-06 Datasheet
1Mb / 90P
   Numonyx Wireless Flash Memory (W18) with AD Multiplexed IO
28F640W30 NUMONYX-28F640W30 Datasheet
1Mb / 102P
   Numonyx Wireless Flash Memory (W30)
251407-13 NUMONYX-251407-13 Datasheet
652Kb / 46P
   Wireless Flash Memory (W18/W30 SCSP)
313295-04 NUMONYX-313295-04 Datasheet
1Mb / 98P
   Numonyx StrataFlash Wireless Memory
logo
Micron Technology
JS28F128P30TF75A MICRON-JS28F128P30TF75A Datasheet
1Mb / 90P
   Numonyx Axcell P30-65nm Flash Memory
JS28F512P30TFA MICRON-JS28F512P30TFA Datasheet
11Mb / 86P
   Numonyx Axcell P30-65nm Flash Memory
logo
Intel Corporation
TE28F640J3D75 INTEL-TE28F640J3D75 Datasheet
916Kb / 68P
   Numonyx??Embedded Flash Memory (J3 v. D)
logo
Numonyx B.V
TE28F320J3D-75 NUMONYX-TE28F320J3D-75 Datasheet
911Kb / 68P
   Numonyx??Embedded Flash Memory (J3 v. D)
logo
Intel Corporation
28F128W18 INTEL-28F128W18 Datasheet
1Mb / 100P
   Intel짰 Wireless Flash Memory
logo
Micron Technology
JS28F256P30B95A MICRON-JS28F256P30B95A Datasheet
1Mb / 97P
   Numonyx StrataFlash Embedded Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com