数据搜索系统,热门电子元器件搜索 |
|
AD8158 数据表(PDF) 8 Page - Analog Devices |
|
AD8158 数据表(HTML) 8 Page - Analog Devices |
8 / 36 page AD8158 Rev. 0 | Page 8 of 36 Pin No. Mnemonic Type Description 95 SEL3 Control1 Lane 3 A/B Switch Control 96 SEL2 Control1 Lane 2 A/B Switch Control 97 SEL1 Control1 Lane 1 A/B Switch Control 98 SEL0 Control1 Lane 0 A/B Switch Control 99 BICAST Control1 Enable Bicast Mode for Port A and Port B Outputs 100 SEL4G Control1 Set Transmitter for Low Speed PE 1 Logic level of control pins referred to DVCC. 2 EQ control pins (EQ_A0, EQ_A1, EQ_B0, EQ_B1, EQ_C0, EQ_C1) require 5 kΩ in series when DVCC > VCC. |
类似零件编号 - AD8158 |
|
类似说明 - AD8158 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |