数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

22CV10A-7 Datasheet(数据表) 1 Page - Anachip Corp

部件型号  22CV10A-7
说明  CMOS Programmable Electrically Erasable Logic Device
下载  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ANACHIP [Anachip Corp]
网页  
标志 ANACHIP - Anachip Corp

22CV10A-7 Datasheet(HTML) 1 Page - Anachip Corp

  22CV10A-7 数据表 HTML 1Page - Anachip Corp 22CV10A-7 数据表 HTML 2Page - Anachip Corp 22CV10A-7 数据表 HTML 3Page - Anachip Corp 22CV10A-7 数据表 HTML 4Page - Anachip Corp 22CV10A-7 数据表 HTML 5Page - Anachip Corp 22CV10A-7 数据表 HTML 6Page - Anachip Corp 22CV10A-7 数据表 HTML 7Page - Anachip Corp 22CV10A-7 数据表 HTML 8Page - Anachip Corp 22CV10A-7 数据表 HTML 9Page - Anachip Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1 page
background image
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under
any patent accompany the sale of the product.
Rev. 1.0 Dec 16, 2004
1/10
PEEL™ 22CV10A-7/-10/-15/-25
CMOS Programmable Electrically Erasable Logic Device
Features
High Speed/Low Power
- Speeds ranging from 7ns to 25ns
- Power as low as 30mA at 25MHz
Electrically Erasable Technology
- Superior factory testing
- Reprogrammable in plastic package
- Reduces retrofit and development costs
Development/Programmer Support
- Third party software and programmers
- Anachip PLACE Development Software
General Description
The PEEL™22CV10A is a Programmable Electrically Eras-
able Logic (PEEL™) device providing an attractive alterna-
tive to ordinary PLDs. The PEEL™22CV10A offers the
performance, flexibility, ease of design and production
practicality
needed by
logic designers today. The
PEEL™22CV10A is available in 24-pin DIP, SOIC, TSSOP
and 28-pin PLCC packages (see Figure 1), with speeds
ranging from 7ns to 25ns and with power consumption as low
as 30mA. EE-reprogrammability provides the conve- nience
of instant reprogramming for development and a reusable
production
inventory,
minimizing
the
impact
of
programming changes or errors. EE-reprogrammability
Architectural Flexibility
- 132 product term X 44 input AND array
- Up to 22 inputs and 10 outputs
- Up to 12 configurations per macrocell
- Synchronous preset, asynchronous clear
- Independent output enables
- 24-pin DIP/SOIC/TSSOP and 28-pin PLCC
Application Versatility
- Replaces random logic
- Pin and JEDEC compatible with 22V10
- Enhanced Architecture fits more logic
than ordinary PLDs
also improves factory testability, thus ensuring the highest
quality possible. The PEEL™22CV10A is JEDEC file com-
patible with standard 22V10 PLDs. Eight additional configu-
rations per macrocell (a total of 12) are also available by
using the “+” software/programming option (i.e., 22CV10A+
& 22CV10A++). The additional macrocell configurations
allow more logic to be put into every design. Programming
and development support for the PEEL™22CV10A are pro-
vided by popular third-party programmers and develop-
ment
software.
Anachip
also
offers
free
PLACE
development software.
Figure 1. Pin Configuration
Figure 2. Block Diagram
I/CLK
1
I
2
I
3
I
4
I
5
I
6
I
7
I
8
I
9
I
10
I
11
GND
12
24
VCC
23
I/O
22
I/O
21
I/O
20
I/O
19
I/O
18
I/O
17
I/O
16
I/O
15
I/O
14
I/O
13
I
DIP
TSSOP
PLCC
*Optional extra ground pin for
-7/I-7 speed grade.
SOIC
9




HTML 页

1  2  3  4  5  6  7  8  9  10 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl