数据搜索系统,热门电子元器件搜索 |
|
M40Z300 数据表(PDF) 5 Page - STMicroelectronics |
|
M40Z300 数据表(HTML) 5 Page - STMicroelectronics |
5 / 16 page 5/16 M40Z300, M40Z300W POWER-ON RESET OUTPUT All microprocessors have a reset input which forc- es them to a known state when starting. The M40Z300/W has a reset output (RST) pin which is guaranteed to be low within tWPT of VPFD (See Ta- ble 7). This signal is an open drain configuration. An appropriate pull-up resistor should be chosen to control the rise time. This signal will be valid for all voltage conditions, even when VCC equals VSS. Once VCC exceeds the power failure detect volt- age VPFD, an internal timer keeps RST low for tREC to allow the power supply to stabilize. TWO TO FOUR DECODE The M40Z300/W includes a 2 input (A, B) decoder which allows the control of up to 4 independent SRAMs. The Truth Table for these inputs is shown in Table 3. Figure 4. Hardware Hookup AI02395 VCC E E1CON VSS VOUT VCC CMOS SRAM 3.0V, 3.3V or 5V THS A 0.1 µF 0.1 µF M40Z300 M40Z300W Threshold E B E2CON E3CON E4CON RST BL E VCC CMOS SRAM 0.1 µF E VCC CMOS SRAM 0.1 µF E VCC CMOS SRAM 0.1 µF To Microprocessor To Battery Monitor Circuit |
类似零件编号 - M40Z300 |
|
类似说明 - M40Z300 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |