数据搜索系统,热门电子元器件搜索 |
|
CD74HC597M96G4 数据表(PDF) 2 Page - Texas Instruments |
|
|
CD74HC597M96G4 数据表(HTML) 2 Page - Texas Instruments |
2 / 18 page 2 Functional Diagram 9 1 2 3 4 6 12 7 5 D1 D2 D3 D4 D5 D6 D7 STCP Q7 11 13 10 15 14 D0 DS SHCP PL MR 8 F/F STORAGE REG. 8-BIT SHIFT REG. PARALLEL DATA INPUTS FUNCTION TABLE STCP SHCP PL MR FUNCTION ↑ X X X Data Loaded to Input Flip-Flops ↑ X L H Data Loaded from Inputs to Shift Register No Clock Edge X L H Data Transferred from Input Flip-Flops to Shift Register X X L L Invalid Logic, State of Shift Register Indeterminate when Signals Removed X X H L Shift Register Cleared X ↑ H H Shift Register Clocked Qn = Qn-1, Q0 = DS H = High Voltage Level, L = Low Voltage Level, X = Don’t Care, ↑ = Transition from Low to High CP Level CD54HC597, CD74HC597, CD74HCT597 |
类似零件编号 - CD74HC597M96G4 |
|
类似说明 - CD74HC597M96G4 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |