数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

16CV8-25 Datasheet(数据表) 2 Page - List of Unclassifed Manufacturers

部件型号  16CV8-25
说明  CMOS Programmable Electrically Erasable Logic Device
下载  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

16CV8-25 Datasheet(HTML) 2 Page - List of Unclassifed Manufacturers

  16CV8-25 数据表 HTML 1Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 2Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 3Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 4Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 5Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 6Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 7Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 8Page - List of Unclassifed Manufacturers 16CV8-25 数据表 HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 2 page
background image
2
04-02-004I
PEELTM 16CV8
Functional Description
The PEELTM 16CV8 implements logic functions as sum-of- products
expressions in a programmable-AND/fixed-OR logic array. User-defined
functions are created by programming the connections of input signals
into the array. User-configurable output structures in the form of macro-
cells further increase logic flexibility.
Architecture Overview
The PEELTM 16CV8 features ten dedicated input pins and eight I/O pins,
which allow a total of up to 16 inputs and 8 outputs for creating logic
functions. At the core of the device is a programmable electrically-eras-
able AND array which drives a fixed OR array. With this structure the
PEELTM 16CV8 can implement up to 8 sum-of-products logic expres-
sions.
Associated with each of the eight OR functions is a macrocell which can
be independently programmed to one of up to four different basic config-
urations. The programmable macrocells allow each I/O to create
sequential or combinatorial logic functions of active-high or active-low
polarity, while providing two possible feedback paths into the array.
Three different device modes, Simple, Complex, and Registered, sup-
port various user configurations. In Simple mode a macrocell can be
configured for combinatorial function with the output buffer permanently
enabled, or the output buffer can be disabled and the I/O pin used as a
dedicated input. In Complex mode a macrocell is configured for combi-
natorial function with the output buffer enable controlled by a product
term. In Registered mode, a macrocell can be configured for registered
operation with the register clock and output buffer enable controlled
directly from pins, or can be configured for combinatorial function with
the output buffer enable controlled by a product term. In most cases the
device mode is set automatically by the development software, based
on the features specified in the design.
The three device modes support designs created explicitly for the
PEELTM 16CV8, as well as designs created originally for popular PLD
devices such as the 16R4, 16R8, and 16L8. Table 1 shows the device
mode used to emulate the various PLDs. Design conversion into the
16CV8 is accommodated by JEDEC-to-JEDEC translators available
from ICT, as well as several programmers which can read the original
PLD JEDEC file and automatically program the 16CV8 to perform the
same function.
AND/OR Logic Array
The programmable AND array of the PEELTM 16CV8 is formed by input
lines intersecting product terms. The input lines and product terms are
used as follows:
32 input lines:
-16 input lines carry the true and complement of the signals applied
to the 8 dedicated input pins
-16 additional lines carry the true and complement of 8 macrocell
feedback signals or inputs from I/O pins or the clock/ OE pins
64 product terms:
-56 product terms (arranged in 8 groups of 7) form sum-of-product
functions for macrocell combinatorial or registered logic
-8 product terms (arranged 1 per macrocell) add an additional
product term for macrocell sum-of-products functions or I/O pin
output enable control
At each input-line/product-term intersection there is an EEPROM mem-
ory cell which determines whether or not there is a logical connection at
that intersection. Each product term is essentially a 32-input AND gate.
A product term which is connected to both the true and complement of
an input signal will always be FALSE and thus will not affect the OR
function that it drives. When all the connections on a product term are
opened, that term will always be TRUE.
When programming the PEELTM 16CV8, the device programmer first
performs a bulk erase to remove the previous pattern. The erase cycle
opens every logical connection in the array. The device is configured to
perform the user-defined function by programming selected connections
in the AND array. (Note that PEELTM device programmers automatically
program all of the connections on unused product terms so that they will
have no effect on the output function.
Table 1 : PEEL TM 16CV8 Device Compatibility
PLD Architecture
Compatibility
PEELTM 16CV8
Device Mode
10H8
Simple
10L8
Simple
10P8
Simple
12H6
Simple
12L6
Simple
12P6
Simple
14H4
Simple
14L4
Simple
14P4
Simple
16H2
Simple
16HD8
Simple
16L2
Simple
16LD8
Simple
16P2
Simple
16H8
Complex
16L8
Complex
16P8
Complex
16R4
Registered
16R6
Registered
16R8
Registered
16RP4
Registered




HTML 页

1  2  3  4  5  6  7  8  9  10 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl