数据搜索系统,热门电子元器件搜索 |
|
HCF4053 数据表(PDF) 9 Page - STMicroelectronics |
|
HCF4053 数据表(HTML) 9 Page - STMicroelectronics |
9 / 17 page TYPICAL APPLICATIONS TYPICAL TIME-DIVISION APPLICATION OF THE 4052B Control of analog signals up to 20V peak-to-peak can be achieved by digital signal amplitudes of 4.5 to 20V (if VDD –VSS = 3V, a VDD –VEE of up to 13V can be controlled ; for VDD –VEE level differences above 13V, a VDD –VSS of at least 4.5V is required). For example, if VDD = + 5V, VSS = 0, and VEE = –13.5V, analog signals from – 13.5V to + 4.5V can be controlled by digital inputs of 0 to 4.5V. In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0,8 volt (valvulated from RON values shown in ELECTRICAL CHARACTERISTICS CHART). No VDD current will flow through RL if the switch current flows into lead 3 on the HCC/HCF4051 ; leads 3 and 13 on the HCC/HCF4052 ; leads 4, 14, and 15 on the HCC/HCF4053. SPECIAL CONSIDERATIONS HCC/HCF4051B/52B/53B 9/17 |
类似零件编号 - HCF4053 |
|
类似说明 - HCF4053 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |