数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LT6010 数据表(PDF) 16 Page - Linear Technology

部件名 LT6010
功能描述  16-/14-/12-Bit VOUT DACs in 3mm3mm DFN
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LT6010 数据表(HTML) 16 Page - Linear Technology

Back Button LT6010 Datasheet HTML 12Page - Linear Technology LT6010 Datasheet HTML 13Page - Linear Technology LT6010 Datasheet HTML 14Page - Linear Technology LT6010 Datasheet HTML 15Page - Linear Technology LT6010 Datasheet HTML 16Page - Linear Technology LT6010 Datasheet HTML 17Page - Linear Technology LT6010 Datasheet HTML 18Page - Linear Technology LT6010 Datasheet HTML 19Page - Linear Technology LT6010 Datasheet HTML 20Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
LTC2641/LTC2642
16
26412f
Op Amp Specifications and Bipolar DAC Accuracy
The op amp contributions to unipolar DAC error discussed
above apply equally to bipolar operation. The bipolar ap-
plication circuit gains up the DAC span, and all errors, by
a factor of 2. Since the LSB size also doubles, the errors
in LSBs are identical in unipolar and bipolar modes.
One added error in bipolar mode comes from IB (IN),
which flows through RFB to generate an offset. The full
bias current offset error becomes:
VOFFSET = (IB (IN) • RFB – IB (IN+) • ROUT • 2) [Volts]
So:
V
I IN
k I IN
k
k
V
OFFSET
B
B
REF
=
()
+
() •
– (
) •
.
28
12 4
33
[]
LSB
Settling Time with Op Amp Buffer
When using an external op amp, the output settling time will
still include the single pole settling on the LTC2641/LTC2642
VOUT node, with time constant ROUT• (COUT + CL) (see Un-
buffered VOUTSettlingTime).CLwillincludethebufferinput
capacitance and PC board interconnect capacitance.
The external buffer amplifier adds another pole to the output
response, with a time constant equal to (fbandwidth/2
π).
For example, assume that CL is maintained at the same
value as above, so that the VOUT node time constant is
83ns = 1μs/12. The output amplifier pole will also have a
time constant of 83ns if the closed-loop bandwidth equals
(1/2
π • 83ns) = 1.9MHz. The effective time constant of
two cascaded single-pole sections is approximately the
root square sum of the individual time constants, or √
⎯2
• 83ns = 117ns, and 1/2 LSB settling time will be ~12 •
117ns = 1.4μs. This represents an ideal case, with no slew
limiting and ideal op amp phase margin. In practice, it
will take a considerably faster amplifier, as well as careful
attention to maintaining good phase margin, to approach
the unbuffered settling time of 1μs.
The output settling time for bipolar applications (Figure 3)
will be somewhat increased due to the feedback resistor
network RFB and RINV (each 28k nominal). The parasitic
capacitance, CP, on the op amp (–) input node will introduce
a feedback loop pole with a time constant of (CP • 28k/2).
A small feedback capacitor, C1, should be included, to
introduce a zero that will partially cancel this pole. C1
should nominally be <CP, typically in the range of 5pF
to 10pF. This will restore the phase margin and improve
coarse settling time, but a pole-zero doublet will unavoid-
ably leave a slower settling tail, with a time constant of
roughly (CP + C1) • 28k/2, which will limit 16-bit settling
time to be greater than 2μs.
Reference and GND Input
The LTC2641/LTC2642 operates with external voltage refer-
ences from 2V to VDD, and linearity, offset and gain errors
are virtually unchanged vs VREF. Full 16-bit performance
can be maintained if appropriate guidelines are followed
when selecting and applying the reference. The LTC2641/
LTC2642’s very low gain error tempco of 0.1ppm/°C, typi-
cal, corresponds to less than 0.5LSB variation over the
–40°C to 85°C temperature range. In practice, this means
that the overall gain error tempco will be determined almost
entirely by the external reference tempco.
The DAC voltage-switching mode “inverted” resistor ladder
architecture used in the LTC2641/LTC2642 exhibits a refer-
ence input resistance (RREF) that is code dependent (see
the Typical Performance curves IREF vs Input Code).
In unipolar mode, the minimum RREF is 14.8k (at code
871Chex, 34,588 decimal) and the the maximum RREF is
300k at code 0000hex (zero scale). The maximum change
in IREF for a 2.5V reference is 160μA. Since the maximum
occurs near midscale, the INL error is about one half of the
change on VREF, so maintaining an INL error of <0.1LSB
requires a reference load regulation of (1.53ppm • 2/160μA)
= 19 [ppm/mA]. This implies a reference output impedance
of 48m
Ω, including series wiring resistance.
To prevent output glitches from occuring when resistor
ladder branches switch from GND to VREF, the reference
input must maintain low impedance at higher frequencies.
A 0.1μF ceramic capacitor with short leads between REF
and GND provides high frequency bypassing. A surface
mount ceramic chip capacitor is preferred because it has
the lowest inductance. An additional 1μF between REF
and GND provides low frequency bypassing. The circuit
will benefit from even higher bypass capacitance, as long
as the external reference remains stable with the added
capacative loading.
APPLICATIONS INFORMATION


类似零件编号 - LT6010

制造商部件名数据表功能描述
logo
Linear Technology
LT6010 LINER-LT6010 Datasheet
602Kb / 16P
   Rail-to-Rail Output Precision Op Amp with Shutdown
LT6010 LINER-LT6010 Datasheet
302Kb / 16P
   Rail-to-Rail Output Precision Op Amp with Shutdown
LT6010 LINER-LT6010 Datasheet
1Mb / 28P
   1.3MHz, 20關A Power Efficient Rail-to-Rail I/O Op Amps
LT6010 LINER-LT6010 Datasheet
1Mb / 26P
   30MHz, 240關A Power Efficient Rail-to-Rail I/O Op Amps
logo
Littelfuse
LT60100-1 LITTELFUSE-LT60100-1 Datasheet
526Kb / 4P
   Class T Fuse Blocks - 300 and 600 Volt
More results

类似说明 - LT6010

制造商部件名数据表功能描述
logo
Linear Technology
LTC2642 LINER-LTC2642_15 Datasheet
304Kb / 24P
   16-/14-/12-Bit VOUT DACs
LTC2641 LINER-LTC2641_15 Datasheet
304Kb / 24P
   16-/14-/12-Bit VOUT DACs
LTC3447 LINER-LTC3447 Datasheet
564Kb / 16P
   I2C Controllable Buck Regulator in 3mm 횞 3mm DFN
LTC3409A LINER-LTC3409A Datasheet
314Kb / 16P
   600mA Low VIN Buck Regulator in 3mm 횞 3mm DFN
LT3686 LINER-LT3686 Datasheet
557Kb / 28P
   37V/1.2A Step-Down Regulator in 3mm 횞 3mm DFN
LT3505 LINER-LT3505 Datasheet
812Kb / 24P
   1.2A, Step-Down Switching Regulator in 3mm 횞 3mm DFN
LT3466-1 LINER-LT3466-1 Datasheet
409Kb / 20P
   White LED Driver and Boost Converter in 3mm 횞 3mm DFN Package
LTC2601 LINER-LTC2601 Datasheet
321Kb / 16P
   16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN
LTC2611 LINER-LTC2611_15 Datasheet
246Kb / 16P
   16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN
LTC2601 LINER-LTC2601_15 Datasheet
246Kb / 16P
   16-/14-/12-Bit Rail-to-Rail DACs in 10-Lead DFN
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com