 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
LPC2292FBD144 数据表(PDF) 45 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
LPC2292FBD144 数据表(HTML) 45 Page - NXP Semiconductors |
|
|
45 / 54 page  LPC2292_2294_6 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 06 — 10 December 2007 45 of 54 NXP Semiconductors LPC2292/LPC2294 16/32-bit ARM microcontrollers with external memory interface Table 12. External memory interface dynamic characteristics CL =25pF, Tamb =40 °C Symbol Parameter Conditions Min Typ Max Unit Common to read and write cycles tCHAV XCLK HIGH to address valid time - - 10 ns tCHCSL XCLK HIGH to CS LOW time - - 10 ns tCHCSH XCLK HIGH to CS HIGH time - - 10 ns tCHANV XCLK HIGH to address invalid time - - 10 ns Read cycle parameters tCSLAV CS LOW to address valid time [1] −5 - +10 ns tOELAV OE LOW to address valid time [1] −5 - +10 ns tCSLOEL CS LOW to OE LOW time −5 - +5 ns tam memory access time [2][3] (Tcy(CCLK) × (2 + WST1)) + ( −20) -- ns tam(ibr) memory access time (initial burst-ROM) [2][3] (Tcy(CCLK) × (2 + WST1)) + ( −20) -- ns tam(sbr) memory access time (subsequent burst-ROM) [2][4] Tcy(CCLK) +(−20) - - ns th(D) data hold time [5] 0- - ns tCSHOEH CS HIGH to OE HIGH time −5 - +5 ns tOEHANV OE HIGH to address invalid time −5 - +5 ns tCHOEL XCLK HIGH to OE LOW time −5 - +5 ns tCHOEH XCLK HIGH to OE HIGH time −5 - +5 ns Write cycle parameters tAVCSL address valid to CS LOW time [1] Tcy(CCLK) − 10 - - ns tCSLDV CS LOW to data valid time −5 - +5 ns tCSLWEL CS LOW to WE LOW time −5 - +5 ns tCSLBLSL CS LOW to BLS LOW time −5 - +5 ns tWELDV WE LOW to data valid time −5 - +5 ns tCSLDV CS LOW to data valid time −5 - +5 ns tWELWEH WE LOW to WE HIGH time [2] Tcy(CCLK) × (1 + WST2) − 5- Tcy(CCLK) × (1 + WST2) + 5 ns tBLSLBLSH BLS LOW to BLS HIGH time [2] Tcy(CCLK) × (1 + WST2) − 5- Tcy(CCLK) × (1 + WST2) + 5 ns tWEHANV WE HIGH to address invalid time [2] Tcy(CCLK) − 5- Tcy(CCLK) +5 ns tWEHDNV WE HIGH to data invalid time [2] (2 × T cy(CCLK)) − 5 - (2 × T cy(CCLK))+5 ns tBLSHANV BLS HIGH to address invalid time [2] Tcy(CCLK) − 5- Tcy(CCLK) +5 ns |
类似零件编号 - LPC2292FBD144 |
|
类似说明 - LPC2292FBD144 |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
