数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CD74HCT299ME4 数据表(PDF) 1 Page - Texas Instruments

部件名 CD74HCT299ME4
功能描述  High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CD74HCT299ME4 数据表(HTML) 1 Page - Texas Instruments

  CD74HCT299ME4 Datasheet HTML 1Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 2Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 3Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 4Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 5Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 6Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 7Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 8Page - Texas Instruments CD74HCT299ME4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 17 page
background image
1
Data sheet acquired from Harris Semiconductor
SCHS178C
Features
• Buffered Inputs
• Four Operating Modes: Shift Left, Shift Right, Load
and Store
• Can be Cascaded for N-Bit Word Lengths
• I/O0 - I/O7 Bus Drive Capability and Three-State for
Bus Oriented Applications
• Typical fMAX = 50MHz at VCC =5V, CL = 15pF, TA =25
oC
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH
Pinout
CD54HC299, CD54HCT299
(CERDIP)
CD74HC299, CD74HCT299
(PDIP, SOIC)
TOP VIEW
Description
The ’HC259 and ’HCT299 are 8-bit shift/storage registers
with three-state bus interface capability. The register has four
synchronous-operating modes controlled by the two select
inputs as shown in the mode select (S0, S1) table. The mode
select, the serial data (DS0, DS7) and the parallel data (I/O0
- I/O7) respond only to the low-to-high transition of the clock
(CP) pulse. S0, S1 and data inputs must be stable one set-
up time prior to the clock positive transition.
The Master Reset (MR) is an asynchronous active low input.
When MR output is low, the register is cleared regardless of
the status of all other inputs. The register can be expanded
by cascading same units by tying the serial output (Q0) to
the serial data (DS7) input of the preceding register, and
tying the serial output (Q7) to the serial data (DS0) input of
the following register. Recirculating the (n x 8) bits is
accomplished by tying the Q7 of the last stage to the DS0 of
the first stage.
The three-state input/output I(/O) port has three modes of
operation:
1. Both output enable (OE1 and OE2) inputs are low and S0
or S1 or both are low, the data in the register is presented
at the eight outputs.
2. When both S0 and S1 are high, I/O terminals are in the
high impedance state but being input ports, ready for par-
allel data to be loaded into eight registers with one clock
transition regardless of the status of OE1 and OE2.
3. Either one of the two output enable inputs being high will
force I/O terminals to be in the off-state. It is noted that
each I/O terminal is a three-state output and a CMOS
buffer input.
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1
S0
OE1
OE2
I/O6
I/O4
I/O2
Q0
I/O0
MR
GND
VCC
DS7
Q7
I/O7
S1
I/O5
I/O3
I/O1
CP
DS0
Ordering Information
PART NUMBER
TEMP. RANGE (oC)
PACKAGE
CD54HC299F3A
-55 to 125
20 Ld CERDIP
CD54HCT299F3A
-55 to 125
20 Ld CERDIP
CD74HC299E
-55 to 125
20 Ld PDIP
CD74HC299M
-55 to 125
20 Ld SOIC
CD74HC299M96
-55 to 125
20 Ld SOIC
CD74HCT299E
-55 to 125
20 Ld PDIP
CD74HCT299M
-55 to 125
20 Ld SOIC
CD74HCT299M96
-55 to 125
20 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel.
January 1998 - Revised May 2003
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
© 2003, Texas Instruments Incorporated
CD54HC299, CD74HC299,
CD54HCT299, CD74HCT299
High-Speed CMOS Logic
8-Bit Universal Shift Register; Three-State
[ /Title
(CD74
HC299
,
CD74
HCT29
9)
/Sub-
ject
(High
Speed
CMOS
Logic
8-Bit
Uni-
versal
Shift


类似零件编号 - CD74HCT299ME4

制造商部件名数据表功能描述
logo
Texas Instruments
CD74HCT299ME4 TI-CD74HCT299ME4 Datasheet
288Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
More results

类似说明 - CD74HCT299ME4

制造商部件名数据表功能描述
logo
Texas Instruments
CD54HCT299 TI-CD54HCT299 Datasheet
288Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
CD74HC299 TI-CD74HC299 Datasheet
54Kb / 10P
[Old version datasheet]   High Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
logo
Aeroflex Circuit Techno...
UT54ACS299E AEROFLEX-UT54ACS299E Datasheet
162Kb / 14P
   CMOS 8-bit Universal Shift/Storage Register with Three-State Outputs
logo
Texas Instruments
CD54HC194 TI-CD54HC194_06 Datasheet
342Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
CD54HC194 TI-CD54HC194_08 Datasheet
526Kb / 17P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
CD54HC194 TI-CD54HC194 Datasheet
339Kb / 13P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
CD74HC194 TI-CD74HC194 Datasheet
47Kb / 8P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
74HC194N TI-74HC194N Datasheet
554Kb / 19P
[Old version datasheet]   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
logo
Intersil Corporation
HCTS299MS INTERSIL-HCTS299MS Datasheet
118Kb / 13P
   Radiation Hardened 8-Bit Universal Shift Register; Three-State
August 1995
logo
Vectron International, ...
CD54HC194 VECTRON-CD54HC194_1 Datasheet
526Kb / 17P
   High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com