数据搜索系统,热门电子元器件搜索 |
|
ML145162-5P 数据表(PDF) 10 Page - LANSDALE Semiconductor Inc. |
|
ML145162-5P 数据表(HTML) 10 Page - LANSDALE Semiconductor Inc. |
10 / 24 page www.lansdale.com Page 10 of 24 Issue 0 LANSDALE Semiconductor, Inc. ML145162 Figure 12. Programming Format for Control Register (3–Pin Interfacing Scheme) AUX DATA SELECT = 0 ENB CONTROL REGISTER IDENTIFIER = 1 REF PD ENABLE RxPD ENABLE TxPD ENABLE 10 TEST BIT AUX DATA SELECT CONTROL REGISTER DATA Din REF OUT MSB LSB CLK NOTE: ENB must be high during the serial transfer. 3/ 4 16–BIT Rx COUNTER DIVIDE RATIO Din ENB 16–BIT Tx COUNTER DIVIDE RATIO Figure 13. Programming Format for Transmit and Receive Counters (3–Pin Interfacing Scheme) CLK NOTE: ENB must be low during the serial transfer. LAST CLOCK CONTROL REGISTER IDENTIFIER = 1 REF PD ENABLE RxPD ENABLE TxPD ENABLE AUX DATA SELECT REF OUT 1 Din ENB CONTROL REGISTER DATA AUX DATA SELECT = 1 MSB LSB Figure 14. Programming Format for Control Register (4–Pin Interfacing Scheme) CLK NOTE: ENB must be high during the serial transfer. 0 TEST BIT 3/ 4 |
类似零件编号 - ML145162-5P |
|
类似说明 - ML145162-5P |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |