数据搜索系统,热门电子元器件搜索 |
|
S-1122B18MC-L8DTFG 数据表(PDF) 14 Page - Seiko Instruments Inc |
|
S-1122B18MC-L8DTFG 数据表(HTML) 14 Page - Seiko Instruments Inc |
14 / 29 page HIGH RIPPLE-REJECTION AND LOW DROPOUT CMOS VOLTAGE REGULATOR S-1112/1122 Series Rev.5.0_00 14 Seiko Instruments Inc. Operation 1. Basic operation Figure 12 shows the block diagram of the S-1112/1122 Series. The error amplifier compares the reference voltage (Vref) with Vfb, which is the output voltage resistance- divided by feedback resistors Rs and Rf. It supplies the output transistor with the gate voltage necessary to ensure a certain output voltage free of any fluctuations of input voltage and temperature. Reference voltage circuit VOUT *1 *1. Parasitic diode VSS VIN Rs Rf Error amplifier Current supply Vref − + Vfb Figure 12 2. Output transistor The S-1112/1122 Series uses a low on-resistance P-channel MOS FET as the output transistor. Be sure that VOUT does not exceed VIN + 0.3 V to prevent the voltage regulator from being damaged due to inverse current flowing from VOUT pin through a parasitic diode to VIN pin. |
类似零件编号 - S-1122B18MC-L8DTFG |
|
类似说明 - S-1122B18MC-L8DTFG |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |