数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY7C1311BV18 数据表(PDF) 1 Page - Cypress Semiconductor

部件名 CY7C1311BV18
功能描述  18-Mbit QDR??II SRAM 4-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY7C1311BV18 数据表(HTML) 1 Page - Cypress Semiconductor

  CY7C1311BV18_06 Datasheet HTML 1Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 2Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 3Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 4Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 5Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 6Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 7Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 8Page - Cypress Semiconductor CY7C1311BV18_06 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 28 page
background image
18-Mbit QDR™-II SRAM 4-Word
Burst Architecture
CY7C1311BV18
CY7C1911BV18
CY7C1313BV18
CY7C1315BV18
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 38-05620 Rev. *C
Revised June 27, 2006
Features
• Separate Independent Read and Write data ports
— Supports concurrent transactions
• 300-MHz clock for high bandwidth
• 4-Word Burst for reducing address bus frequency
• Double Data Rate (DDR) interfaces on both Read and
Write ports (data transferred at 600 MHz) at 300 MHz
• Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
• Two input clocks for output data (C and C) to minimize
clock-skew and flight-time mismatches
• Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
• Single multiplexed address input bus latches address
inputs for both Read and Write ports
• Separate Port Selects for depth expansion
• Synchronous internally self-timed writes
• Available in x 8, x 9, x 18, and x 36 configurations
• Full data coherency providing most current data
•Core VDD = 1.8 (±0.1V); I/O VDDQ = 1.4V to VDD
• Available in 165-ball FBGA package (13 x 15 x 1.4 mm)
• Offered in both lead-free and non-lead free packages
• Variable drive HSTL output buffers
• JTAG 1149.1 compatible test access port
• Delay Lock Loop (DLL) for accurate data placement
Configurations
CY7C1311BV18 – 2M x 8
CY7C1911BV18 – 2M x 9
CY7C1313BV18 – 1M x 18
CY7C1315BV18 – 512K x 36
Functional Description
The CY7C1311BV18, CY7C1911BV18, CY7C1313BV18, and
CY7C1315BV18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR™-II architecture. QDR-II architecture
consists of two separate ports to access the memory array.
The Read port has dedicated Data Outputs to support Read
operations and the Write port has dedicated Data Inputs to
support Write operations. QDR-II architecture has separate
data inputs and data outputs to completely eliminate the need
to “turn-around” the data bus required with common I/O
devices. Access to each port is accomplished through a
common address bus. Addresses for Read and Write
addresses are latched on alternate rising edges of the input
(K) clock. Accesses to the QDR-II Read and Write ports are
completely independent of one another. In order to maximize
data throughput, both Read and Write ports are equipped with
Double Data Rate (DDR) interfaces. Each address location is
associated with four 8-bit words (CY7C1311BV18) or 9-bit
words (CY7C1911BV18) or 18-bit words (CY7C1313BV18) or
36-bit words (CY7C1315BV18) that burst sequentially into or
out of the device. Since data can be transferred into and out
of the device on every rising edge of both input clocks (K and
K and C and C), memory bandwidth is maximized while simpli-
fying system design by eliminating bus “turn-arounds”.
Depth expansion is accomplished with Port Selects for each
port. Port selects allow each port to operate independently.
All synchronous inputs pass through input registers controlled
by the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Selection Guide
300 MHz
278 MHz
250 MHz
200 MHz
167 MHz
Unit
Maximum Operating Frequency
300
278
250
200
167
MHz
Maximum Operating Current
550
530
500
450
400
mA
[+] Feedback
[+] Feedback


类似零件编号 - CY7C1311BV18_06

制造商部件名数据表功能描述
logo
Cypress Semiconductor
CY7C1311BV18-167BZC CYPRESS-CY7C1311BV18-167BZC Datasheet
259Kb / 23P
   18-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1311BV18-200BZC CYPRESS-CY7C1311BV18-200BZC Datasheet
259Kb / 23P
   18-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1311BV18-250BZC CYPRESS-CY7C1311BV18-250BZC Datasheet
259Kb / 23P
   18-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1311BV18 CYPRESS-CY7C1311BV18_11 Datasheet
1Mb / 32P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture
More results

类似说明 - CY7C1311BV18_06

制造商部件名数据表功能描述
logo
Cypress Semiconductor
CY7C1311BV18 CYPRESS-CY7C1311BV18 Datasheet
259Kb / 23P
   18-Mbit QDR-II SRAM 4-Word Burst Architecture
CY7C1311CV18 CYPRESS-CY7C1311CV18 Datasheet
695Kb / 31P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1311BV18 CYPRESS-CY7C1311BV18_11 Datasheet
1Mb / 32P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture
CY7C1311JV18 CYPRESS-CY7C1311JV18 Datasheet
689Kb / 27P
   18-Mbit QDR II SRAM 4-Word Burst Architecture
CY7C1310BV18 CYPRESS-CY7C1310BV18_07 Datasheet
1Mb / 28P
   18-Mbit QDR??II SRAM 2 Word Burst Architecture
CY7C1310CV18 CYPRESS-CY7C1310CV18 Datasheet
1Mb / 26P
   18-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1310BV18 CYPRESS-CY7C1310BV18 Datasheet
262Kb / 25P
   18-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1310JV18 CYPRESS-CY7C1310JV18 Datasheet
639Kb / 26P
   18 Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1511KV18 CYPRESS-CY7C1511KV18_09 Datasheet
837Kb / 31P
   72-Mbit QDR II SRAM 4-Word Burst Architecture
CY7C1561KV18 CYPRESS-CY7C1561KV18 Datasheet
833Kb / 28P
   72-Mbit QDR-II SRAM 4-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com