数据搜索系统,热门电子元器件搜索 |
|
TDA8768H 数据表(PDF) 10 Page - NXP Semiconductors |
|
TDA8768H 数据表(HTML) 10 Page - NXP Semiconductors |
10 / 20 page 1998 Aug 26 10 Philips Semiconductors Preliminary specification 12-bit high-speed Analog-to-Digital Converter (ADC) TDA8768 Notes 1. The circuit has two clock inputs: CLK and CLK. There are four modes of operation: a) PECL mode 1: (DC level varies 1 : 1 with VCCD) CLK and CLK inputs are at differential PECL levels. b) PECL mode 2: (DC level varies 1 : 1 with VCCD) CLK input is at PECL level and sampling is taken on the falling edge of the clock input signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor. c) PECL mode 3: (DC level varies 1 : 1 with VCCD) CLK input is at PECL level and sampling is taken on the rising edge of the clock input signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor. d) AC driving mode 4: when driving the CLK input directly and with any AC signal of minimum 0.5 V (peak-to-peak value) and with a DC level of 2.5 V, the sampling takes place at the falling edge of the clock signal. When driving the CLK input with the same signal, sampling takes place at the rising edge of the clock signal. It is recommended to decouple the CLK or CLK input to DGND via a 100 nF capacitor. 2. It is possible with an external reference connected to pin Vref to adjust the ADC input range. This voltage has to be referenced to VCCA. For VCCA − 1.825 V, the differential input voltage amplitude is 2 V (peak-to-peak value). 3. The −3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave. 4. THD (total harmonic distortion) is obtained with the addition of the first five harmonics: where F is the fundamental harmonic referenced at 0 dB for a full-scale sine wave input. 5. Effective number of bits are obtained via a Fast Fourier Transform (FFT). The calculation takes into account all harmonics and noise up to half of the clock frequency (Nyquist frequency). Conversion to SNR: SNR = Nbit × 6.02 + 1.76 dB. 6. Intermodulation measured relative to either tone with analog input frequencies of 4.43 and 4.53 MHz. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter ( −6dB below full-scale for each input signal). d3 is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product. 7. Output data acquisition: the output data is available after the maximum delay of td. THD 20 log F (2nd) 2 (3rd) 2 (4th) 2 (5th) 2 (6th) 2 + +++ --------------------------------------------------------------------------------------------------------------- = |
类似零件编号 - TDA8768H |
|
类似说明 - TDA8768H |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |