数据搜索系统,热门电子元器件搜索 |
|
TC3403VQR 数据表(PDF) 10 Page - Microchip Technology |
|
TC3403VQR 数据表(HTML) 10 Page - Microchip Technology |
10 / 16 page TC3403 DS21412C-page 10 © 2005 Microchip Technology Inc. 3.3 VDD Monitor The TC3403 RESET output is high impedance pro- vided the voltage at VTH is greater than the internal voltage reference. This reference is approximately the same value as the voltage appearing at REFOUT. When VTH is less than the internal reference, RESET is pulled low. When VTH rises above the internal reference voltage again, RESET is held low for the reset active timeout period, t9, before being released. The RESET output is ensured to be valid for VDD = 1.3V to 5.5V. When used to generate a Power-on or Brown-out Reset, an external resistor network is required to divide the appropriate VDD threshold down to 1.23V at the VTH input, (See the Typical Application circuit). For example, to generate a POR for a VDD at 3V- 10%, then the values of R1 and R2 should be 137k Ω and 115kΩ respectively. Since RESET is an open drain, it can be wired-OR’ed with another open drain or external switch if desired. 3.4 Power Fail Detector The Power Fail detector is a comparator in which the inverting input is connected to the internal voltage reference. The non-inverting input is the PFI pin of the TC3403 and the PFO pin is the active low, open drain output. This comparator is suitable as an early warning fail or low battery indicator. In a typical application, where a voltage regulator is being used to supply power to a system, the Power Fail comparator would monitor the input voltage to the regulator while the VDD monitor would measure the output voltage of the regulator. Both PFO and RESET would drive interrupt pins of a microcontroller. The Power Fail detector may be used as a Wake-up or Watchdog Timer. The Typical Application circuit shows an RC network on PFI with the capacitor tied to a tristated μC I/O pin. If R4 is 1 MΩ and C2 is 10μF, the time constant is roughly ten seconds. The μC resets the RC network by driving the I/O tied to PFI low and then tristating it. The RC network will ramp to 1.23V in roughly 9 seconds, assuming a VBATT of 3.0V. With PFO tied to a μC input or interrupt, the μC will see a low to high transition on PFO when the voltage on PFI exceeds 1.23V. The PFO output is specified to be valid for VDD = 1.3 to 5.5V. |
类似零件编号 - TC3403VQR |
|
类似说明 - TC3403VQR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |