 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MC56F8356 数据表(PDF) 4 Page - Freescale Semiconductor, Inc |
|
||||||||||||||||||||||||||||||
MC56F8356 数据表(HTML) 4 Page - Freescale Semiconductor, Inc |
|
|
4 / 176 page  56F8356 Technical Data, Rev. 13 4 Freescale Semiconductor Preliminary Part 1: Overview . . . . . . . . . . . . . . . . . . . . . . . 5 1.1. 56F8356/56F8156 Features . . . . . . . . . . . . . 5 1.2. Device Description . . . . . . . . . . . . . . . . . . . . 7 1.3. Award-Winning Development Environment. . 9 1.4. Architecture Block Diagram. . . . . . . . . . . . . 10 1.5. Product Documentation. . . . . . . . . . . . . . . . 14 1.6. Data Sheet Conventions . . . . . . . . . . . . . . . 14 Part 2: Signal/Connection Descriptions . . 15 2.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.2. Signal Pins . . . . . . . . . . . . . . . . . . . . . . . . . 18 Part 3: On-Chip Clock Synthesis (OCCS) . 38 3.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 38 3.2. External Clock Operation . . . . . . . . . . . . . . 38 3.3. Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Part 4: Memory Map . . . . . . . . . . . . . . . . . . . 40 4.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 40 4.2. Program Map. . . . . . . . . . . . . . . . . . . . . . . . 42 4.3. Interrupt Vector Table . . . . . . . . . . . . . . . . . 43 4.4. Data Map. . . . . . . . . . . . . . . . . . . . . . . . . . . 47 4.5. Flash Memory Map . . . . . . . . . . . . . . . . . . . 47 4.6. EOnCE Memory Map . . . . . . . . . . . . . . . . . 49 4.7. Peripheral Memory Mapped Registers . . . . 50 4.8. Factory Programmed Memory. . . . . . . . . . . 77 Part 5: Interrupt Controller (ITCN) . . . . . . . . 77 5.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . 77 5.2. Features . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 5.3. Functional Description. . . . . . . . . . . . . . . . . 78 5.4. Block Diagram . . . . . . . . . . . . . . . . . . . . . . 80 5.5. Operating Modes . . . . . . . . . . . . . . . . . . . . 80 5.6. Register Descriptions . . . . . . . . . . . . . . . . . 80 5.7. Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . 108 Part 6: System Integration Module (SIM) . 109 6.1. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . 109 6.2. Features . . . . . . . . . . . . . . . . . . . . . . . . . . 109 6.3. Operating Modes . . . . . . . . . . . . . . . . . . . 110 6.4. Operating Mode Register . . . . . . . . . . . . . 110 6.5. Register Descriptions . . . . . . . . . . . . . . . . 111 6.6. Clock Generation Overview . . . . . . . . . . . 125 6.7. Power-Down Modes Overview . . . . . . . . . 125 6.8. Stop and Wait Mode Disable Function . . . 126 6.9. Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126 Part 7: Security Features . . . . . . . . . . . . . 127 7.1. Operation with Security Enabled . . . . . . . 127 7.2. Flash Access Blocking Mechanisms . . . . 127 Part 8: General Purpose Input/Output (GPIO) . . . . . . . . . . . . . . . . . . . . . . . 130 8.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . 130 8.2. Memory Maps . . . . . . . . . . . . . . . . . . . . . . 130 8.3. Configuration. . . . . . . . . . . . . . . . . . . . . . . 130 Part 9: Joint Test Action Group (JTAG) . 136 9.1. 56F8356 Information. . . . . . . . . . . . . . . . . 136 Part 10: Specifications. . . . . . . . . . . . . . . . 136 10.1. General Characteristics . . . . . . . . . . . . . .136 10.2. DC Electrical Characteristics. . . . . . . . . . 140 10.3. AC Electrical Characteristics. . . . . . . . . . 145 10.4. Flash Memory Characteristics. . . . . . . . . 145 10.5. External Clock Operation Timing . . . . . . .146 10.6. Phase Locked Loop Timing. . . . . . . . . . . 146 10.7. Crystal Oscillator Timing . . . . . . . . . . . . . 147 10.8. External Memory Interface Timing . . . . . 147 10.9. Reset, Stop, Wait, Mode Select, and Interrupt Timing . . . . . . . . . . . . . .150 10.10. Serial Peripheral Interface (SPI) Timing 153 10.11. Quad Timer Timing . . . . . . . . . . . . . . . . 157 10.12. Quadrature Decoder Timing . . . . . . . . . 158 10.13. Serial Communication Interface (SCI) Timing . . . . . . . . . . . . . . . . 159 10.14. Controller Area Network (CAN) Timing .159 10.15. JTAG Timing . . . . . . . . . . . . . . . . . . . . .160 10.16. Analog-to-Digital Converter (ADC) Parameters . . . . . . . . . . . 161 10.17. Equivalent Circuit for ADC Inputs . . . . . .164 10.18. Power Consumption . . . . . . . . . . . . . . . 165 Part 11: Packaging . . . . . . . . . . . . . . . . . . 167 11.1. 56F8356 Package and Pin-Out Information . . . . . . . . . . . . . . . . . 167 11.2. 56F8156 Package and Pin-Out Information . . . . . . . . . . . . . . . . . 169 Part 12: Design Considerations . . . . . . . . 174 12.1. Thermal Design Considerations . . . . . . . .174 12.2. Electrical Design Considerations . . . . . . .175 12.3. Power Distribution and I/O Ring Implementation . . . . . . . . . . . . . . 175 Part 13: Ordering Information . . . . . . . . . 175 Table of Contents |
类似零件编号 - MC56F8356 |
|
类似说明 - MC56F8356 |
|
|
链接网址 |
| 隐私政策 |
| ALLDATASHEETCN.COM |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
