数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

74LVQ74_01 Datasheet(数据表) 1 Page - Fairchild Semiconductor

部件型号  74LVQ74
说明  Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
下载  6 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor

74LVQ74 Datasheet(HTML) 1 Page - Fairchild Semiconductor

  74LVQ74_01 数据表 HTML 1Page - Fairchild Semiconductor 74LVQ74_01 数据表 HTML 2Page - Fairchild Semiconductor 74LVQ74_01 数据表 HTML 3Page - Fairchild Semiconductor 74LVQ74_01 数据表 HTML 4Page - Fairchild Semiconductor 74LVQ74_01 数据表 HTML 5Page - Fairchild Semiconductor 74LVQ74_01 数据表 HTML 6Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 page
background image
© 2001 Fairchild Semiconductor Corporation
DS011347
www.fairchildsemi.com
February 1992
Revised June 2001
74LVQ74
Low Voltage Dual D-Type
Positive Edge-Triggered Flip-Flop
General Description
The LVQ74 is a dual D-type flip-flop with Asynchronous
Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on the
positive edge of the clock pulse. Clock triggering occurs at
a voltage level of the clock pulse and is not directly related
to the transition time of the positive-going pulse. After the
Clock Pulse input threshold voltage has been passed, the
Data input is locked out and information present will not be
transferred to the outputs until the next rising edge of the
Clock Pulse input.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both
Q and Q HIGH
Features
s Ideal for low power/low noise 3.3V applications
s Guaranteed simultaneous switching noise level and
dynamic threshold performance
s Guaranteed pin-to-pin skew AC performance
s Guaranteed incident wave switching into 75
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Pin Descriptions
Order Number
Package Number
Package Description
74LVQ74SC
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVQ74SJ
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Pin Names
Description
D1, D2
Data Inputs
CP1, CP2
Clock Pulse Inputs
CD1, CD2
Direct Clear Inputs
SD1, SD2
Direct Set Inputs
Q1, Q1, Q2, Q2
Outputs




HTML 页

1  2  3  4  5  6 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl