数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74AC74MTCX_NL 数据表(PDF) 1 Page - Fairchild Semiconductor

部件名 74AC74MTCX_NL
功能描述  Dual D-Type Positive Edge-Triggered Flip-Flop
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor

74AC74MTCX_NL 数据表(HTML) 1 Page - Fairchild Semiconductor

  74AC74MTCX_NL Datasheet HTML 1Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 2Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 3Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 4Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 5Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 6Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 7Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 8Page - Fairchild Semiconductor 74AC74MTCX_NL Datasheet HTML 9Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
© 2005 Fairchild Semiconductor Corporation
DS009920
www.fairchildsemi.com
November 1988
Revised February 2005
74AC74 • 74ACT74
Dual D-Type Positive Edge-Triggered Flip-Flop
General Description
The AC/ACT74 is a dual D-type flip-flop with Asynchronous
Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on the
positive edge of the clock pulse. Clock triggering occurs at
a voltage level of the clock pulse and is not directly related
to the transition time of the positive-going pulse. After the
Clock Pulse input threshold voltage has been passed, the
Data input is locked out and information present will not be
transferred to the outputs until the next rising edge of the
Clock Pulse input.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q
HIGH
Features
s ICC reduced by 50%
s Output source/sink 24 mA
s ACT74 has TTL-compatible inputs
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JECED J-STD-020B.
Note 1: “_NL” indicates lead-free product (per JEDEC J-STD-020B).
Note 2: “_NL” indicates lead-free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.
FACT
¥ is a trademark of Fairchild Semiconductor Corporation.
Order Number
Package
Number
Package Description
74AC74SC
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC74SC_NL
(Note 1)
M14A
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC74SJ
M14D
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC74MTC
MTC14
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC74MTCX_NL
(Note 2)
MTC14
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
74AC74PC
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
74ACT74SC
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT74SC_NL
(Note 1)
M14A
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT74SJ
M14D
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT74SJX_NL
(Note 2)
M14D
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT74MTC
MTC14
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT74PC
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide


类似零件编号 - 74AC74MTCX_NL

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
74AC74MTC FAIRCHILD-74AC74MTC Datasheet
104Kb / 9P
   Dual D-Type Positive Edge-Triggered Flip-Flop
More results

类似说明 - 74AC74MTCX_NL

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
74AC74 FAIRCHILD-74AC74 Datasheet
104Kb / 9P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
National Semiconductor ...
54AC74 NSC-54AC74 Datasheet
180Kb / 8P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
Texas Instruments
SN74AUC2G79 TI-SN74AUC2G79 Datasheet
278Kb / 12P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC2G80 TI1-SN74AUC2G80_16 Datasheet
851Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80 TI-SN74LVC2G80_08 Datasheet
459Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80 TI-SN74LVC2G80 Datasheet
279Kb / 13P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LV74A-Q1 TI1-SN74LV74A-Q1_15 Datasheet
847Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Motorola, Inc
MC5474F74 MOTOROLA-MC5474F74 Datasheet
67Kb / 3P
   DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
logo
Unisonic Technologies
U74AC74 UTC-U74AC74_15 Datasheet
170Kb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Texas Instruments
SN74LVC2G80 TI1-SN74LVC2G80_16 Datasheet
888Kb / 18P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flop
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com