数据搜索系统,热门电子元器件搜索 |
|
CS82C84AZ 数据表(PDF) 9 Page - Intersil Corporation |
|
CS82C84AZ 数据表(HTML) 9 Page - Intersil Corporation |
9 / 11 page 9 FN2974.3 December 6, 2005 AC Testing Input, Output Waveform Test Load Circuits NOTES: 1. CL =100pF for CLK output. 2. CL = 50pF for all outputs except CLK. 3. CL = Includes probe and jig capacitance. FIGURE 5. TEST LOAD MEASUREMENT CONDITIONS FIGURE 6. TCHCL, TCLCH LOAD CIRCUITS FIGURE 7. TRYLCL, TRYHCH LOAD CIRCUITS CL OUTPUT FROM DEVICE UNDER TEST (SEE NOTE 3) R = 740 Ω FOR ALL OUTPUTS EXCEPT CLK 463 Ω FOR CLK OUTPUT 2.25V C1 C2 X1 X2 CSYNC CLK LOAD (SEE NOTE 1) F/C EF1 CSYNC CLK LOAD (SEE NOTE 1) F/C VCC PULSE GENERATOR C1 C2 X1 X2 CLK LOAD (SEE NOTE 1) LOAD (SEE NOTE 2) CSYNC F/C AEN2 PULSE GENERATOR TRIGGER VCC 24MHz READY OSC AEN1 RDY2 EF1 CLK LOAD (SEE NOTE 1) F/C VCC PULSE GENERATOR CSYNC RDY2 AEN2 LOAD (SEE NOTE 2) AEN1 READY TRIGGER PULSE GENERATOR 1.5V 1.5V VOL VIL - 0.4V INPUT VIH + 0.4V OUTPUT VOH NOTE: Input test signals must switch between VIL (maximum) -0.4V and VIH (minimum) +0.4V. RES and F/C must switch between 0.4V and VCC -0.4V. Input rise and fall times driven at 1ns/V. VIL ≤ VIL (max) -0.4V for CSYNC pin. VCC -4.5V and 5.5V. 82C84A 82C84A |
类似零件编号 - CS82C84AZ |
|
类似说明 - CS82C84AZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |