数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD8332ACP-REEL7 数据表(PDF) 33 Page - Analog Devices

部件名 AD8332ACP-REEL7
功能描述  Ultralow Noise VGAs with Preamplifier and Programmable RIN
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD8332ACP-REEL7 数据表(HTML) 33 Page - Analog Devices

Back Button AD8332ACP-REEL7 Datasheet HTML 29Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 30Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 31Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 32Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 33Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 34Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 35Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 36Page - Analog Devices AD8332ACP-REEL7 Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 40 page
background image
AD8331/AD8332/AD8334
Rev. E | Page 33 of 40
OPTIONAL INPUT OVERLOAD PROTECTION
Applications in which high transients are applied to the LNA
input can benefit from the use of clamp diodes. A pair of back-
to-back Schottky diodes can reduce these transients to manageable
levels. Figure 88 illustrates how such a diode-protection scheme
can be connected.
20
19
4
3
2
LON
VPSL
INH
COMM
ENBL
0.1µF
FB
RSH
CFB
RFB
CSH
2
3
1
OPTIONAL
SCHOTTKY
OVERLOAD
CLAMP
BAS40-04
Figure 88. Input Overload Clamping
When selecting overload protection, the important parameters
are forward and reverse voltages and trr (or τrr). The Infineon
BAS40-04 series shown in Figure 88 has a τrr of 100 ps and VF of
310 mV at 1 mA. Many variations of these specifications can be
found in vendor catalogs.
LAYOUT, GROUNDING, AND BYPASSING
Due to their excellent high frequency characteristics, these
devices are sensitive to their PCB environment. Realizing
expected performance requires attention to detail critical to
good high speed board design.
A multilayer board with power and ground planes is
recommended with blank areas in the signal layers filled with
ground plane. Be certain that the power and ground pins
provided for robust power distribution to the device are
connected. Decouple the power supply pins with surface-mount
capacitors as close as possible to each pin to minimize impedance
paths to ground. Decouple the LNA power pins from the VGA
supply using ferrite beads. Together with the capacitors, ferrite
beads eliminate undesired high frequencies without reducing
the headroom. Use a larger value capacitor for every 10 chips to
20 chips to decouple residual low frequency noise. To minimize
voltage drops, use a 5 V regulator for the VGA array.
Several critical LNA areas require special care. The LON and
LOP output traces must be as short as possible before connecting to
the coupling capacitors connected to Pin VIN and Pin VIP. RFB
must be placed near the LON pin as well. Resistors must be
placed as close as possible to the VGA output pins, VOL and
VOH, to mitigate loading effects of connecting traces. Values
are discussed in the Output Decoupling section.
Signal traces must be short and direct to avoid parasitic effects.
Wherever there are complementary signals, symmetrical layout
should be employed to maintain waveform balance. PCB traces
should be kept adjacent when running differential signals over a
long distance.
MULTIPLE INPUT MATCHING
Matching of multiple sources with dissimilar impedances can be
accomplished as shown in Figure 90. A relay and low supply
voltage analog switch can be used to select between multiple
sources and their associated feedback resistors. An ADG736
dual SPDT switch is shown in this example; however, multiple
switches are also available and users are referred to the Analog
Devices Selection Guide for switches and multiplexers.
DISABLING THE LNA
Where accessible, connection of the LNA enable pin to ground
powers down the LNA, resulting in a current reduction of about
half. In this mode, the LNA input and output pins can be left
unconnected; however, the power must be connected to all the
supply pins for the disabling circuit to function. Figure 89
illustrates the connections using an AD8331 as an example.
15
16
20
17
18
19
8
7
6
5
1
4
3
2
9
13
10
COMM
VIP
LOP
COML
LMD
LON
VPSL
INH
COMM
ENBV
ENBL
GAIN
0.1µF
HILO
5V
5V
CFB
0.018µF
NC
VOH
VOL
VOUT
VPOS
5V
14
11
12
VCM
RCLMP
NC
NC
NC
VIN
0.1µF
AD8331
MODE
GAIN
MODE
VCM
HILO
VIN
RCLMP
Figure 89. Disabling the LNA


类似零件编号 - AD8332ACP-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD8332ACP-REEL7 AD-AD8332ACP-REEL7 Datasheet
482Kb / 32P
   Ultralow Noise VGAs with Preamplifier and Programmable RIN
Rev. C
AD8332ACP-REEL7 AD-AD8332ACP-REEL7 Datasheet
606Kb / 28P
   Dual VGA with Ultralow Noise Preamplifier and Programmable RIN
REV. 0
AD8332ACP-REEL7 AD-AD8332ACP-REEL7 Datasheet
1Mb / 56P
   Ultralow Noise VGAs with Preamplifier and Programmable RIN
Rev. G
More results

类似说明 - AD8332ACP-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD8331 AD-AD8331 Datasheet
482Kb / 32P
   Ultralow Noise VGAs with Preamplifier and Programmable RIN
Rev. C
AD8331 AD-AD8331_10 Datasheet
1Mb / 56P
   Ultralow Noise VGAs with Preamplifier and Programmable RIN
Rev. G
AD8332 AD-AD8332_15 Datasheet
1Mb / 56P
   Ultralow Noise VGAs with Preamplifier and Programmable R
Rev. G
AD8331 AD-AD8331_15 Datasheet
1Mb / 56P
   Ultralow Noise VGAs with Preamplifier and Programmable R
Rev. G
AD8334 AD-AD8334_15 Datasheet
1Mb / 56P
   Ultralow Noise VGAs with Preamplifier and Programmable R
Rev. G
AD8332 AD-AD8332 Datasheet
606Kb / 28P
   Dual VGA with Ultralow Noise Preamplifier and Programmable RIN
REV. 0
ADRF6520 AD-ADRF6520 Datasheet
1Mb / 29P
   Dual Programmable Filters and VGAs
ADL5336 AD-ADL5336_18 Datasheet
1Mb / 30P
   Cascadable IF VGAs with Programmable RMS Detectors
SSM2165 AD-SSM2165_15 Datasheet
338Kb / 12P
   Microphone Preamplifier with Variable Compression and Noise Gating
SSM2166 AD-SSM2166_08 Datasheet
549Kb / 20P
   Microphone Preamplifier with Variable Compression and Noise Gating
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com