数据搜索系统,热门电子元器件搜索 |
|
CAT1162WI-42-GT3 数据表(PDF) 10 Page - Catalyst Semiconductor |
|
CAT1162WI-42-GT3 数据表(HTML) 10 Page - Catalyst Semiconductor |
10 / 14 page CAT1161, CAT1162 Doc. No. 3002 Rev. F 10 © 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice Selective/Random Read Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a ‘dummy’ write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After the CAT1161/2 acknowledges, the Master device sends the START condition and the slave address again, this time with the R/W bit set to one. The CAT1161/2 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition. Sequential Read The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT1161/2 sends the inital 8-bit byte requested, the Master will responds with an acknowledge which tells the device it requires more data. The CAT1161/2 will continue to output an 8-bit byte for each acknowledge, thus sending the STOP condition. The data being transmitted from the CAT1161/2 is outputted sequentially with data from address N followed by data from address N+1. The READ operation address counter increments all of the CAT1161/2 address bits so that the entire memory array can be read during one operation. If more than E (where E=2047 for the CAT1161/2) bytes are read out, the counter will ‘wrap around’ and continue to clock out data bytes. Manual Reset Operation The CAT116x RESET or RESET ¯¯¯¯¯¯ pin can also be used as a manual reset input. Only the “active” edge of the manual reset input is internally sensed. The positive edge is sensed if RESET is used as a manual reset input and the negative edge is sensed if RESET ¯¯¯¯¯¯ is used as a manual reset input. An internal counter starts a 200ms count. During this time, the complementary reset output will be kept in the active state. If the manual reset input is forced active for more than 200ms, the complementary reset output will switch back to the non active state after the 200ms expired, regardless for how long the manual reset input is forced active. The embedded EEPROM is disabled as long as a reset condition is maintained on any RESET pin. If the external forced RESET/RESET ¯¯¯¯¯¯ is longer than internal controlled time-out period, tPURST, the memory will not respond with an acknowledge for any access as long as the manual reset input is active. Figure 10. Selective Read Timing Figure 11. Sequential Read Timing SLAVE ADDRESS S A C K N O A C K S T O P P BUS ACTIVITY: MASTER SDA LINE S T A R T BYTE ADDRESS (n) S A C K DATA n SLAVE ADDRESS A C K S T A R T BUS ACTIVITY: MASTER SDA LINE DATA n+x DATA n A C K A C K DATA n+1 A C K S T O P N O A C K DATA n+2 A C K P SLAVE ADDRESS |
类似零件编号 - CAT1162WI-42-GT3 |
|
类似说明 - CAT1162WI-42-GT3 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |