数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC10135 数据表(PDF) 3 Page - ON Semiconductor

部件名 MC10135
功能描述  Dual J-K Master-Slave Flip-Flop
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

MC10135 数据表(HTML) 3 Page - ON Semiconductor

  MC10135 Datasheet HTML 1Page - ON Semiconductor MC10135 Datasheet HTML 2Page - ON Semiconductor MC10135 Datasheet HTML 3Page - ON Semiconductor MC10135 Datasheet HTML 4Page - ON Semiconductor MC10135 Datasheet HTML 5Page - ON Semiconductor MC10135 Datasheet HTML 6Page - ON Semiconductor MC10135 Datasheet HTML 7Page - ON Semiconductor MC10135 Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
MC10135
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS (continued)
TEST VOLTAGE VALUES (Volts)
@ Test Temperature
VIHmax
VILmin
VIHAmin
VILAmax
VEE
–30
°C
–0.890
–1.890
–1.205
–1.500
–5.2
+25
°C
–0.810
–1.850
–1.105
–1.475
–5.2
+85
°C
–0.700
–1.825
–1.035
–1.440
–5.2
Pin
Under
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
(V
)
Characteristic
Symbol
Under
Test
VIHmax
VILmin
VIHAmin
VILAmax
VEE
(VCC)
Gnd
Power Supply Drain Current
IE
8
8
1, 16
Input Current
IinH
6,7,9,10,11
4,5,12,13
Note 1.
Note 1.
8
8
1, 16
1, 16
IinL
4,5,6,7,9,
10,11,12,13
Note 2.
Note 2.
8
8
1, 16
1, 16
Output Voltage
Logic 1
VOH
2
2 (3.)
5
6
8
8
1, 16
1, 16
Output Voltage
Logic 0
VOL
3
3 (3.)
5
6
8
8
1, 16
1, 16
Threshold Voltage
Logic 1
VOHA
2
2 (4.)
6
5
8
8
1, 16
1, 16
Threshold Voltage
Logic 0
VOLA
3
3 (4.)
6
5
8
8
1, 16
1, 16
Switching Times
(50
Ω Load)
Clock Input
Pulse In
Pulse Out
–3.2 V
+2.0 V
Propagation Delay
t9+2+
t9+2–
2
2
9
9
2
2
8
8
1, 16
1, 16
Rise Time
(20 to 80%)
t2+, t3+
2, 3
9
2, 3
8
1, 16
Fall Time
(20 to 80%)
t2–, t3–
2, 3
9
2, 3
8
1, 16
Set Input
Propagation Delay
t5+2+
t12+15+
t5+3–
t12+14–
2
15
3
14
5
12
5
12
2
15
3
14
8
8
8
8
1, 16
1, 16
1, 16
1, 16
Reset Input
Propagation Delay
t4+2–
t4+3–
t13+15–
t13+14+
2
3
15
14
4
4
13
13
2
3
15
14
8
8
8
8
1, 16
1, 16
1, 16
1, 16
Setup Time
tsetup
7
6, 9
2
8
1, 16
Hold Time
thold
7
6, 9
2
8
1, 16
Toggle Frequency (Max)
ftog
2
9
2
8
1, 16
1. Individually test each input; apply VIHmax to pin under test.
2. Individually test each input; apply VILmin to pin under test.
3. Output level to be measured after a clock pulse has been applied to the CE Input (Pin 6)
VIHmax
VILmin
4. Output level to be measured after a clock pulse has been applied to the CE Input (Pin 6)
VIHAmax
VILAmin
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.


类似零件编号 - MC10135

制造商部件名数据表功能描述
logo
ON Semiconductor
MC10135 ONSEMI-MC10135 Datasheet
110Kb / 5P
   Dual J-K Master-Slave Flip-Flop
1996 REV 5
More results

类似说明 - MC10135

制造商部件名数据表功能描述
logo
Toshiba Semiconductor
TC4027BP TOSHIBA-TC4027BP Datasheet
270Kb / 7P
   DUAL J-K MASTER-SLAVE FLIP FLOP
logo
Micro Electronics
MMC4027 MICRO-ELECTRONICS-MMC4027 Datasheet
113Kb / 4P
   DUAL J-K MASTER SLAVE FLIP FLOP
logo
ON Semiconductor
MC10H135 ONSEMI-MC10H135 Datasheet
97Kb / 3P
   Dual J-K Master-Slave Flip-Flop
REV 6
MC10135 ONSEMI-MC10135 Datasheet
110Kb / 5P
   Dual J-K Master-Slave Flip-Flop
1996 REV 5
logo
Toshiba Semiconductor
TC4027BP TOSHIBA-TC4027BP_07 Datasheet
329Kb / 9P
   Dual J-K Master-Slave Flip Flop
logo
STMicroelectronics
HCF4027B STMICROELECTRONICS-HCF4027B_02 Datasheet
218Kb / 9P
   DUAL J-K MASTER SLAVE FLIP-FLOP
HCC4027B STMICROELECTRONICS-HCC4027B Datasheet
286Kb / 12P
   DUAL-J-K MASTER-SLAVE FLIP-FLOP
logo
Texas Instruments
CD4027B TI1-CD4027B_15 Datasheet
1Mb / 27P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
CD4027B TI-CD4027B_07 Datasheet
676Kb / 14P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
logo
Intersil Corporation
CD4027BMS INTERSIL-CD4027BMS Datasheet
72Kb / 8P
   CMOS Dual J-K Master-Slave Flip-Flop
December 1992
More results


Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com