MC100LVEL51DTR2G datasheet(3/8 Pages) ONSEMI

部件名	MC100LVEL51DTR2G

功能描述	3.3V ECL Differential Clock D Flip-Flop

Download	8 Pages

Scroll/Zoom	100%

制造商	ONSEMI [ON Semiconductor]

网页	http://www.onsemi.com

标志

3 / 8 page

MC100LVEL51

http://onsemi.com

3

Table 4. LVPECL DC CHARACTERISTICS VCC = 3.3 V; VEE = 0.0 V (Note 1)

−40°C

25°C

85°C

Symbol

Characteristic

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

IEE

Power Supply Current

30

35

30

35

32

37

mA

VOH

Output HIGH Voltage (Note 2)

2215

2295

2420

2275

2345

2420

2275

2345

2420

mV

VOL

Output LOW Voltage (Note 2)

1470

1605

1745

1490

1595

1680

1490

1595

1680

mV

VIH

Input HIGH Voltage (Single−Ended)

2135

2420

2135

2420

2135

2420

mV

VIL

Input LOW Voltage (Single−Ended)

1490

1825

1490

1825

1490

1825

mV

VIHCMR

Input HIGH Voltage Common Mode

Range (Differential) (Note 6)

VPP < 500 mV

VPP y 500 mV

1.2

1.4

3.0

1.1

1.3

3.0

1.1

1.3

3.0

V

IIH

Input HIGH Current

150

mA

IIL

Input LOW Current

Others

CLK

0.5

−600

0.5

−600

0.5

−600

mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit

board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared

operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit

values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with VCC. VEE can vary ±0.3 V.

2. Outputs are terminated through a 50 W resistor to VCC − 2.0 V.

3. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPPmin and 1 V.

Table 5. LVNECL DC CHARACTERISTICS VCC = 0.0 V; VEE = −3.3 V (Note 4)

−40°C

25°C

85°C

Symbol

Characteristic

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

IEE

Power Supply Current

30

35

30

35

32

37

mA

VOH

Output HIGH Voltage (Note 5)

−1085 −1005

−880

−1025

−955

−880

−1025

−955

−880

mV

VOL

Output LOW Voltage (Note 5)

−1830 −1695 −1555 −1810 −1705 −1620 −1810 −1705 −1620

mV

VIH

Input HIGH Voltage (Single−Ended)

−1165

−880

−1165

−880

−1165

−880

mV

VIL

Input LOW Voltage (Single−Ended)

−1810

−1475 −1810

−1475

mV

VIHCMR

Input HIGH Voltage Common Mode

Range (Differential) (Note 6)

VPP < 500 mV

VPP y 500 mV

−2.1

−1.9

−0.3

−2.2

−2.0

−0.3

−2.2

−2.0

−0.3

V

IIH

Input HIGH Current

150

mA

IIL

Input LOW Current

Others

CLK

0.5

−600

0.5

−600

0.5

−600

mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit

board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared

operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit

values are applied individually under normal operating conditions and not valid simultaneously.

4. Input and output parameters vary 1:1 with VCC. VEE can vary ±0.3 V.

5. Outputs are terminated through a 50 W resistor to VCC − 2.0 V.

6. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPPmin and 1 V.

类似零件编号 - MC100LVEL51DTR2G

制造商	部件名	数据表	功能描述
ON Semiconductor	MC100LVEL51DTR2G	172Kb / 9P	3.3V ECL Differential Clock D Flip?륡lop July, 2016 ??Rev. 7

More results

类似说明 - MC100LVEL51DTR2G

制造商	部件名	数据表	功能描述
ON Semiconductor	MC10EL51	152Kb / 9P	5V ECL Differential Clock D Flip-Flop December, 2006 ??Rev. 6
	MC10EP51	76Kb / 8P	3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock April, 2001 ??Rev. 3
	MC10EP51	156Kb / 11P	ECL D Flip-Flop with Reset and Differential Clock November, 2012 ??Rev. 10
	MC10EL52	153Kb / 9P	5V ECL Differential Data and Clock D Flip-Flop December, 2006 ??Rev. 5
	MC10EP131	90Kb / 10P	3.3V / 5V ECL Quad D Flip-Flop with Set, Reset, and Differential Clock January, 2004 ??Rev. 7
	MC10EL51	80Kb / 3P	Differential Clock D Flip-Flop 1996 REV 2
Micrel Semiconductor	SY10EL51	50Kb / 4P	DIFFERENTIAL CLOCK D FLIP-FLOP
ON Semiconductor	MC100LVEL51	82Kb / 3P	Differential Clock D Flip-Flop 1996 REV 1
Micrel Semiconductor	SY10EL51	52Kb / 4P	DIFFERENTIAL CLOCK D FLIP-FLOP
Micrel Semiconductor	SY10EP52V	117Kb / 7P	5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP