数据搜索系统,热门电子元器件搜索 |
|
74F676SC 数据表(PDF) 2 Page - Fairchild Semiconductor |
|
74F676SC 数据表(HTML) 2 Page - Fairchild Semiconductor |
2 / 6 page www.fairchildsemi.com 2 Unit Loading/Fan Out Functional Description The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table. HOLD— a HIGH signal on the Chip Select (CS) input pre- vents clocking, and data is stored in the sixteen registers. Shift/Serial Load— data present on the SI pin shifts into the register on the falling edge of CP. Data enters the Q0 position and shifts toward Q15 on successive clocks, finally appearing on the SO pin. Parallel Load— data present on P0–P15 are entered into the register on the falling edge of CP. The SO output repre- sents the Q15 register output. To prevent false clocking, CP must be LOW during a LOW-to-HIGH transition of CS. Shift Register Operations Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial = HIGH-to-LOW Transition Block Diagram Pin Names Description U.L. Input IIH/IIL HIGH/LOW Output IOH/IOL P0–P15 Parallel Data Inputs 1.0/1.0 20 µA/−0.6 mA CS Chip Select Input (Active LOW) 1.0/1.0 20 µA/−0.6 mA CP Clock Pulse Input (Active LOW) 1.0/1.0 20 µA/−0.6 mA M Mode Select Input 1.0/1.0 20 µA/−0.6 mA SI Serial Data Input 1.0/1.0 20 µA/−0.6 mA SO Serial Output 50/33.3 −1 mA/20 mA Control Input Operating Mode CS MCP HX X Hold LL Shift/Serial Load LH Parallel Load |
类似零件编号 - 74F676SC |
|
类似说明 - 74F676SC |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |