数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC100EP31DTR2G 数据表(PDF) 1 Page - ON Semiconductor

部件名 MC100EP31DTR2G
功能描述  3.3V / 5V ECL D Flip?묯lop with Set and Reset
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

MC100EP31DTR2G 数据表(HTML) 1 Page - ON Semiconductor

  MC100EP31DTR2G Datasheet HTML 1Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 2Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 3Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 4Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 5Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 6Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 7Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 8Page - ON Semiconductor MC100EP31DTR2G Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 11 page
background image
© Semiconductor Components Industries, LLC, 2006
December, 2006 − Rev. 9
1
Publication Order Number:
MC10EP31/D
MC10EP31, MC100EP31
3.3V / 5VECL D Flip−Flop
with Set and Reset
Description
The MC10/100EP31 is a D flip−flop with set and reset. The device
is pin and functionally equivalent to the EL31 and LVEL31 devices.
With AC performance much faster than the EL31 and LVEL31
devices, the EP31 is ideal for applications requiring the fastest AC
performance available. Both set and reset inputs are asynchronous,
level triggered signals. Data enters the master portion of the flip−flop
when CLK is low and is transferred to the slave, and thus the outputs,
upon a positive transition of the CLK.
Features
The 100 Series contains temperature compensation.
340 ps Typical Propagation Delay
Maximum Frequency > 3 GHz Typical
PECL Mode Operating Range:
VCC = 3.0 V to 5.5 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = −3.0 V to −5.5 V
Open Input Default State
Q Output Will Default LOW with Inputs Open or at VEE
Pb−Free Packages are Available
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
H
= MC10
K
= MC100
5O = MC10
3J
= MC100
M
= Date Code
SOIC−8
D SUFFIX
CASE 751
MARKING DIAGRAMS*
TSSOP−8
DT SUFFIX
CASE 948R
ALYWG
G
HP31
ALYWG
G
KP31
1
8
1
8
1
8
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
ORDERING INFORMATION
1
8
HEP31
ALYW
G
1
8
KEP31
ALYW
G
1
8
DFN8
MN SUFFIX
CASE 506AA
14
14
(Note: Microdot may be in either location)


类似零件编号 - MC100EP31DTR2G

制造商部件名数据表功能描述
logo
ON Semiconductor
MC100EP31DTR2G ONSEMI-MC100EP31DTR2G Datasheet
182Kb / 11P
   ECL D Flip?륡lop with Set and Reset
August, 2016 ??Rev. 11
More results

类似说明 - MC100EP31DTR2G

制造商部件名数据表功能描述
logo
ON Semiconductor
MC100EL30 ONSEMI-MC100EL30_06 Datasheet
109Kb / 6P
   5V ECL Triple D Flip?묯lop with Set and Reset
October, 2006 ??Rev. 5
MC100LVEL30 ONSEMI-MC100LVEL30_06 Datasheet
114Kb / 6P
   3.3V ECL Triple D Flip?묯lop with Set and Reset
November, 2006 ??Rev. 7
MC10EP51 ONSEMI-MC10EP51_06 Datasheet
155Kb / 11P
   3.3V / 5V ECL D Flip?묯lop with Reset and Differential Clock
November, 2006 ??Rev. 6
MC10EP29 ONSEMI-MC10EP29_06 Datasheet
173Kb / 11P
   3.3V / 5V ECL Dual Differential Data and Clock D Flip?묯lop With Set and Reset
December, 2006 ??Rev. 4
MC100EL29 ONSEMI-MC100EL29_06 Datasheet
116Kb / 6P
   5V ECL Dual Differential Data and Clock D Flip?묯lop With Set and Reset
October, 2006 ??Rev. 4
MC100LVEL29 ONSEMI-MC100LVEL29_06 Datasheet
120Kb / 6P
   3.3V ECL Dual Differential Data and Clock D Flip?묯lop With Set and Reset
November, 2006 ??Rev. 5
MC10EP35 ONSEMI-MC10EP35_06 Datasheet
157Kb / 11P
   3.3V / 5V ECL JK Flip?묯lop
December, 2006 ??Rev. 5
MC100LVEL31 ONSEMI-MC100LVEL31_06 Datasheet
136Kb / 8P
   3.3V ECL D Flip-Flop with Set and Reset
December, 2006 ??Rev. 3
MC10EP52 ONSEMI-MC10EP52_06 Datasheet
162Kb / 12P
   3.3V / 5V ECL Differential Data and Clock D Flip?묯lop
December, 2006 ??Rev. 6
MC10EP131 ONSEMI-MC10EP131 Datasheet
90Kb / 10P
   3.3V / 5V ECL Quad D Flip-Flop with Set, Reset, and Differential Clock
January, 2004 ??Rev. 7
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com