数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

MAX3000A_06 Datasheet(数据表) 28 Page - Altera Corporation

部件型号  MAX3000A
说明  Programmable Logic Device Family
下载  46 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

MAX3000A Datasheet(HTML) 28 Page - Altera Corporation

Back Button MAX3000A_06 数据表 HTML 24Page - Altera Corporation MAX3000A_06 数据表 HTML 25Page - Altera Corporation MAX3000A_06 数据表 HTML 26Page - Altera Corporation MAX3000A_06 数据表 HTML 27Page - Altera Corporation MAX3000A_06 数据表 HTML 28Page - Altera Corporation MAX3000A_06 数据表 HTML 29Page - Altera Corporation MAX3000A_06 数据表 HTML 30Page - Altera Corporation MAX3000A_06 数据表 HTML 31Page - Altera Corporation MAX3000A_06 数据表 HTML 32Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 page
background image
28
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
Tables 16 through 23 show EPM3032A, EPM3064A, EPM3128A,
EPM3256A, and EPM3512A timing information.
Table 16. EPM3032A External Timing Parameters
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
–4
–7
–10
Min
Max
Min
Max
Min
Max
tPD1
Input to non–
registered output
C1 = 35 pF
(2)
4.5
7.5
10
ns
tPD2
I/O input to non–
registered output
C1 = 35 pF
(2)
4.5
7.5
10
ns
tSU
Global clock setup
time
(2)
2.9
4.7
6.3
ns
tH
Global clock hold time (2)
0.0
0.0
0.0
ns
tCO1
Global clock to output
delay
C1 = 35 pF
1.0
3.0
1.0
5.0
1.0
6.7
ns
tCH
Global clock high time
2.0
3.0
4.0
ns
tCL
Global clock low time
2.0
3.0
4.0
ns
tASU
Array clock setup time (2)
1.6
2.5
3.6
ns
tAH
Array clock hold time
(2)
0.3
0.5
0.5
ns
tACO1
Array clock to output
delay
C1 = 35 pF
(2)
1.0
4.3
1.0
7.2
1.0
9.4
ns
tACH
Array clock high time
2.0
3.0
4.0
ns
tACL
Array clock low time
2.0
3.0
4.0
ns
tCPPW
Minimum pulse width
for clear and preset
(3)
2.0
3.0
4.0
ns
tCNT
Minimum global clock
period
(2)
4.4
7.2
9.7
ns
fCNT
Maximum internal
global clock frequency
(2), (4)
227.3
138.9
103.1
MHz
tACNT
Minimum array clock
period
(2)
4.4
7.2
9.7
ns
fACNT
Maximum internal
array clock frequency
(2), (4)
227.3
138.9
103.1
MHz




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46 


数据表 下载

Go To PDF Page

相关电子零件

部件型号部件说明Html View制造商
APEX20KProgrammable Logic Device Family 1 2 3 4 5 MoreAltera Corporation
ISP1016EHigh-Density Programmable Logic 1 2 3 4 5 MoreLattice Semiconductor
PLUS173-10Programmable logic array 22 x 42 x 10 1 2 3 4 5 MoreNXP Semiconductors
PAL1016P83ns ECL ASPECT Programmable Array Logic 1 2 3 4 5 MoreNational Semiconductor (TI)
RXE010PolySwitch RXE device 1 2 3 4 5 MoreList of Unclassifed Manufacturers
Z86L7103ZEMICEBOX FAMILY IN-CIRCUIT EMULATOR-L71 1 2 3 4 5 MoreZilog, Inc.
TMPR492564-Bit TX System RISC TX49 Family 1 2 3 4 5 MoreToshiba Semiconductor
PHD36N03LTN-channel TrenchMOS logic level FET 1 2 3 4 5 MoreNXP Semiconductors
FDS6690ASingle N-Channel Logic Level PowerTrenchTM MOSFET 1 2 3 4 5 MoreFairchild Semiconductor

链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl