数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CD74AC112M96 数据表(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部件名 CD74AC112M96
功能描述  DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CD74AC112M96 数据表(HTML) 4 Page - Texas Instruments

  CD74AC112M96 Datasheet HTML 1Page - Texas Instruments CD74AC112M96 Datasheet HTML 2Page - Texas Instruments CD74AC112M96 Datasheet HTML 3Page - Texas Instruments CD74AC112M96 Datasheet HTML 4Page - Texas Instruments CD74AC112M96 Datasheet HTML 5Page - Texas Instruments CD74AC112M96 Datasheet HTML 6Page - Texas Instruments CD74AC112M96 Datasheet HTML 7Page - Texas Instruments CD74AC112M96 Datasheet HTML 8Page - Texas Instruments CD74AC112M96 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS325 – JANUARY 2003
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 1.5 V (unless
otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
8
9
MHz
t
Pulse duration
CLK high or low
63
55
ns
tw
Pulse duration
CLR or PRE low
56
49
ns
tsu
Setup time, before CLK
J or K
50
44
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
31
27
ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
71
81
MHz
t
Pulse duration
CLK high or low
7
6
ns
tw
Pulse duration
CLR or PRE low
6.3
5.5
ns
tsu
Setup time, before CLK
J or K
5.6
4.9
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
3.5
3..1
ns
timing requirements over recommended operating free-air temperature0 range, VCC = 5 V ± 0.5 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
100
114
MHz
t
Pulse duration
CLK high or low
5
4.4
ns
tw
Pulse duration
CLR or PRE low
4.5
3.9
ns
tsu
Setup time, before CLK
J or K
4
3.5
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
2.5
2.2
ns


类似零件编号 - CD74AC112M96

制造商部件名数据表功能描述
logo
Texas Instruments
CD74AC112M96 TI-CD74AC112M96 Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC112M96 TI1-CD74AC112M96 Datasheet
903Kb / 15P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
CD74AC112M96G4 TI1-CD74AC112M96G4 Datasheet
903Kb / 15P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
More results

类似说明 - CD74AC112M96

制造商部件名数据表功能描述
logo
Texas Instruments
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
logo
Texas Instruments
SN54ALS112A TI-SN54ALS112A Datasheet
96Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS112 HITACHI-HD74LS112 Datasheet
76Kb / 7P
   Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)
logo
Texas Instruments
SN54HC112 TI1-SN54HC112_14 Datasheet
610Kb / 18P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54AC112 TI-CD54AC112 Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC112 TI-SN54HC112 Datasheet
445Kb / 14P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS112A TI1-SN54ALS112A_15 Datasheet
1Mb / 17P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com