数据搜索系统,热门电子元器件搜索 |
|
EP1C12F324I8ES 数据表(PDF) 50 Page - Altera Corporation |
|
EP1C12F324I8ES 数据表(HTML) 50 Page - Altera Corporation |
50 / 104 page 2–44 Altera Corporation Preliminary January 2007 Cyclone Device Handbook, Volume 1 Figure 2–31. Control Signal Selection per IOE In normal bidirectional operation, you can use the input register for input data requiring fast setup times. The input register can have its own clock input and clock enable separate from the OE and output registers. The output register can be used for data requiring fast clock-to-output performance. The OE register is available for fast clock-to-output enable timing. The OE and output register share the same clock source and the same clock enable source from the local interconnect in the associated LAB, dedicated I/O clocks, or the column and row interconnects. Figure 2–32 shows the IOE in bidirectional configuration. clk_out ce_in clk_in ce_out aclr/preset sclr/preset Dedicated I/O Clock [5..0] Local Interconnect Local Interconnect Local Interconnect Local Interconnect Local Interconnect oe io_coe io_caclr Local Interconnect io_csclr io_cce_out io_cce_in io_cclk |
类似零件编号 - EP1C12F324I8ES |
|
类似说明 - EP1C12F324I8ES |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |