数据搜索系统,热门电子元器件搜索 |
|
EP1C12F324C8ES 数据表(PDF) 49 Page - Altera Corporation |
|
EP1C12F324C8ES 数据表(HTML) 49 Page - Altera Corporation |
49 / 104 page Altera Corporation 2–43 January 2007 Preliminary I/O Structure The pin's datain signals can drive the logic array. The logic array drives the control and data signals, providing a flexible routing resource. The row or column IOE clocks, io_clk[5..0], provide a dedicated routing resource for low-skew, high-speed clocks. The global clock network generates the IOE clocks that feed the row or column I/O regions (see “Global Clock Network & Phase-Locked Loops” on page 2–29). Figure 2–30 illustrates the signal paths through the I/O block. Figure 2–30. Signal Path through the I/O Block Each IOE contains its own control signal selection for the following control signals: oe, ce_in, ce_out, aclr/preset, sclr/preset, clk_in, and clk_out. Figure 2–31 illustrates the control signal selection. Row or Column io_clk[5..0] io_datain comb_io_datain io_dataout io_coe oe ce_in ce_out io_cce_in aclr/preset io_cce_out sclr io_caclr clk_in io_cclk clk_out dataout Data and Control Signal Selection IOE To Logic Array From Logic Array To Other IOEs io_csclr |
类似零件编号 - EP1C12F324C8ES |
|
类似说明 - EP1C12F324C8ES |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |