数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EP1C12F324C7ES 数据表(PDF) 10 Page - Altera Corporation

部件名 EP1C12F324C7ES
功能描述  Cyclone FPGA Family Data Sheet
Download  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

EP1C12F324C7ES 数据表(HTML) 10 Page - Altera Corporation

Back Button EP1C12F324C7ES Datasheet HTML 6Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 7Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 8Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 9Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 10Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 11Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 12Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 13Page - Altera Corporation EP1C12F324C7ES Datasheet HTML 14Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 104 page
background image
2–4
Altera Corporation
Preliminary
January 2007
Cyclone Device Handbook, Volume 1
performance and flexibility. Each LE can drive 30 other LEs through fast
local and direct link interconnects. Figure 2–3 shows the direct link
connection.
Figure 2–3. Direct Link Connection
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include two clocks, two clock enables, two
asynchronous clears, synchronous clear, asynchronous preset/load,
synchronous load, and add/subtract control signals. This gives a
maximum of 10 control signals at a time. Although synchronous load and
clear signals are generally used when implementing counters, they can
also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB's
clock and clock enable signals are linked. For example, any LE in a
particular LAB using the
labclk1 signal will also use labclkena1. If
the LAB uses both the rising and falling edges of a clock, it also uses both
LAB-wide clock signals. De-asserting the clock enable signal will turn off
the LAB-wide clock.
Each LAB can use two asynchronous clear signals and an asynchronous
load/preset signal. The asynchronous load acts as a preset when the
asynchronous load data input is tied high.
LAB
Direct link
interconnect
to right
Direct link interconnect from
right LAB, M4K memory
block, PLL, or IOE output
Direct link interconnect from
left LAB, M4K memory
block, PLL, or IOE output
Local
Interconnect
Direct link
interconnect
to left


类似零件编号 - EP1C12F324C7ES

制造商部件名数据表功能描述
logo
Altera Corporation
EP1C12F324C7 ALTERA-EP1C12F324C7 Datasheet
1Mb / 94P
   Cyclone FPGA Family
More results

类似说明 - EP1C12F324C7ES

制造商部件名数据表功能描述
logo
Altera Corporation
EP1C12Q240C8N ALTERA-EP1C12Q240C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C12F256C8N ALTERA-EP1C12F256C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
EP1C20F400 ALTERA-EP1C20F400 Datasheet
1Mb / 94P
   Cyclone FPGA Family
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP4CE10E22C8N ALTERA-EP4CE10E22C8N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22I7N ALTERA-EP4CE6E22I7N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22C8 ALTERA-EP4CE6E22C8 Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE55F29I7 ALTERA-EP4CE55F29I7 Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family Overview
logo
Xilinx, Inc
XC3SD3400A-5FG676C XILINX-XC3SD3400A-5FG676C Datasheet
2Mb / 101P
   Spartan-3A DSP FPGA Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com