数据搜索系统,热门电子元器件搜索 |
|
ADP1653ACPZ-R71 数据表(PDF) 5 Page - Analog Devices |
|
ADP1653ACPZ-R71 数据表(HTML) 5 Page - Analog Devices |
5 / 24 page ADP1653 Rev. A | Page 5 of 24 I2C TIMING SPECIFICATIONS Table 2. Parameter Min Max Unit Description fSCL 400 kHz SCL clock frequency tHIGH 0.6 μs SCL high time tLOW 1.3 μs SCL low time tSU, DAT 100 ns Data setup time tHD, DAT1 0 0.9 μs Data hold time tSU, STA 0.6 μs Setup time for repeated start tHD, STA 0.6 μs Hold time for start/repeated start tBUF 1.3 μs Bus free time between a stop and a start condition tSU, STO 0.6 μs Setup time for stop condition tR 20 + 0.1 CB 300 ns Rise time of SCL and SDA tF 20 + 0.1 CB 300 ns Fall time of SCL and SDA tSP 0 50 ns Pulse width of suppressed spike CB2 400 pF Capacitive load for each bus line 1 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH minimum of the SCL signal) to bridge the undefined region of the SCL falling edge. 2 CB is the total capacitance of one bus line in picofarads. SDA SCL S S = START CONDITION Sr = REPEATED START CONDITION P = STOP CONDITION Sr P S tLOW tR tHD, DAT tHIGH tSU, DAT tF tF tSU, STA tHD, STA tSP tSU, STO tBUF tR Figure 3. I2C Interface Timing Diagram |
类似零件编号 - ADP1653ACPZ-R71 |
|
类似说明 - ADP1653ACPZ-R71 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |