数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HY5PS1G1631CLFP-C4 数据表(PDF) 25 Page - Hynix Semiconductor

部件名 HY5PS1G1631CLFP-C4
功能描述  1Gb DDR2 SDRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HY5PS1G1631CLFP-C4 数据表(HTML) 25 Page - Hynix Semiconductor

Back Button HY5PS1G1631CLFP-C4 Datasheet HTML 21Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 22Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 23Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 24Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 25Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 26Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 27Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 28Page - Hynix Semiconductor HY5PS1G1631CLFP-C4 Datasheet HTML 29Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 37 page
background image
Rev. 0.2 /Dec 2006
25
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
General notes, which may apply for all AC parameters
1. Slew Rate Measurement Levels
a. Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for
single ended signals. For differential signals (e.g. DQS - DQS) output slew rate is measured between
DQS - DQS = -500 mV and DQS - DQS = +500mV. Output slew rate is guaranteed by design, but is
not necessarily tested on each device.
b. Input slew rate for single ended signals is measured from dc-level to ac-level: from VREF - 125 mV to
VREF + 250 mV for rising edges and from VREF + 125 mV and VREF - 250 mV for falling edges.
For differential signals (e.g. CK - CK) slew rate for rising edges is measured from CK - CK = -250 mV
to CK - CK = +500 mV
(250mV to -500 mV for falling egdes).
c. VID is the magnitude of the difference between the input voltage on CK and the input voltage on CK, or
between DQS and DQS for differential strobe.
2. DDR2 SDRAM AC timing reference load
The following figure represents the timing reference load used in defining the relevant timing parameters
of the part. It is not intended to be either a precise representation of the typical system environment nor a
depiction of the actual load presented by a production tester. System designers will use IBIS or other simula-
tion tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their
production test conditions (generally a coaxial transmission line terminated at the tester electronics).
The output timing reference voltage level for single ended signals is the crosspoint with VTT. The output tim-
ing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement
(e.g. DQS) signal.
3. DDR2 SDRAM output slew rate test load
Output slew rate is characterized under the test conditions as shown below.
VDDQ
DUT
DQ
DQS
DQS
RDQS
RDQS
Output
VTT = VDDQ/2
25
Ω
Timing
reference
point
AC Timing Reference Load
VDDQ
DUT
DQ
DQS, DQS
RDQS, RDQS
Output
VTT = VDDQ/2
25
Ω
Test point
Slew Rate Test Load


类似零件编号 - HY5PS1G1631CLFP-C4

制造商部件名数据表功能描述
logo
Hynix Semiconductor
HY5PS1G1631CLFP HYNIX-HY5PS1G1631CLFP Datasheet
570Kb / 45P
   1Gb DDR2 SDRAM
More results

类似说明 - HY5PS1G1631CLFP-C4

制造商部件名数据表功能描述
logo
Hynix Semiconductor
H5PS1G83JFR HYNIX-H5PS1G83JFR Datasheet
1Mb / 62P
   1Gb DDR2 SDRAM
H5PS1G83NFR HYNIX-H5PS1G83NFR Datasheet
542Kb / 38P
   1Gb DDR2 SDRAM
H5PS1G83EFR-E3C HYNIX-H5PS1G83EFR-E3C Datasheet
842Kb / 63P
   1Gb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU128M8GE NANYA-NT5TU128M8GE Datasheet
2Mb / 92P
   1Gb DDR2 SDRAM
REV 2.0 02/2013
logo
Hynix Semiconductor
H5PS1G63JFR HYNIX-H5PS1G63JFR Datasheet
1Mb / 62P
   1Gb DDR2 SDRAM
H5PS1G43EFR HYNIX-H5PS1G43EFR Datasheet
570Kb / 44P
   1Gb DDR2 SDRAM
HY5PS1G431CFP HYNIX-HY5PS1G431CFP_08 Datasheet
570Kb / 45P
   1Gb DDR2 SDRAM
HY5PS1G831F HYNIX-HY5PS1G831F Datasheet
524Kb / 33P
   1Gb DDR2 SDRAM
HY5PS1G431ALFP HYNIX-HY5PS1G431ALFP Datasheet
580Kb / 36P
   1Gb DDR2 SDRAM
H5PS1G63EFR-E3C HYNIX-H5PS1G63EFR-E3C Datasheet
849Kb / 63P
   1Gb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com