数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HY5PS1G1631CFP 数据表(PDF) 27 Page - Hynix Semiconductor

部件名 HY5PS1G1631CFP
功能描述  1Gb DDR2 SDRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HY5PS1G1631CFP 数据表(HTML) 27 Page - Hynix Semiconductor

Back Button HY5PS1G1631CFP Datasheet HTML 23Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 24Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 25Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 26Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 27Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 28Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 29Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 30Page - Hynix Semiconductor HY5PS1G1631CFP Datasheet HTML 31Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 37 page
background image
Rev. 0.2 /Dec 2006
27
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
Specific Notes for dedicated AC parameters
1. User can choose which active power down exit timing to use via MRS(bit 12). tXARD is expected to be
used for fast active power down exit timing. tXARDS is expected to be used for slow active power down exit
timing where a lower power value is defined by each vendor data sheet.
2. AL = Additive Latency
3. This is a minimum requirement. Minimum read to precharge timing is AL + BL/2 providing the tRTP and
tRAS(min) have been satisfied.
4. A minimum of two clocks (2 * tCK) is required irrespective of operating frequency
5. Timings are guaranteed with command/address input slew rate of 1.0 V/ns. See System Derating for other
slew rate values.
6. Timings are guaranteed with data, mask, and (DQS/RDQS in singled ended mode) input slew rate of 1.0
V/ns. See System Derating for other slew rate values.
7. Timings are guaranteed with CK/CK differential slew rate of 2.0 V/ns. Timings are guaranteed for DQS sig-
nals with a differential slew rate of 2.0 V/ns in differential strobe mode and a slew rate of 1V/ns in single
ended mode. See System Derating for other slew rate values.
8. tDS and tDH derating
1) For all input signals the total tDS(setup time) and tDH(hold time) required is calculated by adding the datasheet value to the derating
value listed in Table x.
Setup(tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing
of Vih(ac)min. Setup(tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the
first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded ‘ VREF(dc) to ac region’,
use nominal slew rate for derating value(see Fig a.) If the actual signal is later than the nominal slew rate line anywhere between shaded
‘VREF(dc) to ac region’, the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value(see Fig b.)
Hold(tDH) nominal slew rate for a rising signal is defined as the slew
ρατε between the last crossing of Vil(dc) max and the first crossing
of VREF(dc). Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc) min and the
first crossing of VREF(dc). If the actual signal is earlier than the nominal slew rate line anywhere between shaded ‘dc to VREF(dc) region’,
the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value(see Fig d.)
Although for slow slew rates the total setup time might be negative(i.e. a valid input signal will not have reached VIH/IL(ac) at the time
of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).
For slew rate in between the values listed in table x, the derating valued may obtained by linear interpolation.
These values are typically not subject to production test. They are verified by design and characterization.
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
△tD
S
△tD
H
2.0
125
45
125
45
+125 +45
----
--------
1.5
83
21
83
21
+83
+21
95
33
-
-
--------
1.0
000000
12
12
24
24
--------
0.9
-
-
-11
-14
-11
-14
1
-2
13
10
25
22
------
0.8
----
-25
-31
-13
-19
-1
-7
11
5
23
17
----
0.7
----
-43
-54
-31
-42
-42
-19
-7
-8
5
-6
17
6
--
0.6
----
-67
-83
--
-43
-59
-31
-47
-19
-35
-7
-23
5
-11
0.5
----
-110 -125
----
-74
-89
-62
-77
-50
-65
-38
-53
0.4
----
-175 -188
----
--
-127 -140 -115 -128 -103 -116
DQ
Slew
rate
V/ns
DQS, DQS Differential Slew Rate
tDS, tDH Derating Values(ALL units in 'ps', Note 1 applies to entire Table)
1.6 V/ns
1.4 V/ns
1.2 V/ns
1.0 V/ns
4.0 V/ns
3.0 V/ns
2.0 V/ns
1.8 V/ns
0.8 V/ns


类似零件编号 - HY5PS1G1631CFP

制造商部件名数据表功能描述
logo
Hynix Semiconductor
HY5PS1G1631CFP HYNIX-HY5PS1G1631CFP Datasheet
570Kb / 45P
   1Gb DDR2 SDRAM
More results

类似说明 - HY5PS1G1631CFP

制造商部件名数据表功能描述
logo
Hynix Semiconductor
H5PS1G83JFR HYNIX-H5PS1G83JFR Datasheet
1Mb / 62P
   1Gb DDR2 SDRAM
H5PS1G83NFR HYNIX-H5PS1G83NFR Datasheet
542Kb / 38P
   1Gb DDR2 SDRAM
H5PS1G83EFR-E3C HYNIX-H5PS1G83EFR-E3C Datasheet
842Kb / 63P
   1Gb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU128M8GE NANYA-NT5TU128M8GE Datasheet
2Mb / 92P
   1Gb DDR2 SDRAM
REV 2.0 02/2013
logo
Hynix Semiconductor
H5PS1G63JFR HYNIX-H5PS1G63JFR Datasheet
1Mb / 62P
   1Gb DDR2 SDRAM
H5PS1G43EFR HYNIX-H5PS1G43EFR Datasheet
570Kb / 44P
   1Gb DDR2 SDRAM
HY5PS1G431CFP HYNIX-HY5PS1G431CFP_08 Datasheet
570Kb / 45P
   1Gb DDR2 SDRAM
HY5PS1G831F HYNIX-HY5PS1G831F Datasheet
524Kb / 33P
   1Gb DDR2 SDRAM
HY5PS1G431ALFP HYNIX-HY5PS1G431ALFP Datasheet
580Kb / 36P
   1Gb DDR2 SDRAM
H5PS1G63EFR-E3C HYNIX-H5PS1G63EFR-E3C Datasheet
849Kb / 63P
   1Gb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com