数据搜索系统,热门电子元器件搜索
  Chinese▼

Delete All
ON OFF
ALLDATASHEETCN.COM

X  

预览 PDF Download HTML

HY5PS1G431CFP Datasheet(数据表) 4 Page - Hynix Semiconductor

部件型号  HY5PS1G431CFP
说明  1Gb DDR2 SDRAM
下载  37 Pages
Scroll/Zoom Zoom In 100% Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HY5PS1G431CFP Datasheet(HTML) 4 Page - Hynix Semiconductor

  HY5PS1G431CFP 数据表 HTML 1Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 2Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 3Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 4Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 5Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 6Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 7Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 8Page - Hynix Semiconductor HY5PS1G431CFP 数据表 HTML 9Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 page
background image
Rev. 0.2 /Dec 2006
4
HY5PS1G431C(L)FP
HY5PS1G831C(L)FP
HY5PS1G1631C(L)FP
1.1 Device Features & Ordering Information
1.1.1 Key Features
• VDD = 1.8V +/- 0.1V
• VDDQ = 1.8V +/- 0.1V
• All inputs and outputs are compatible with SSTL_18 interface
•8 banks
• Fully differential clock inputs (CK, /CK) operation
• Double data rate interface
• Source synchronous-data transaction aligned to bidirectional data strobe (DQS, DQS)
• Differential Data Strobe (DQS, DQS)
• Data outputs on DQS, DQS edges when read (edged DQ)
• Data inputs on DQS centers when write(centered DQ)
• On chip DLL align DQ, DQS and DQS transition with CK transition
• DM mask write data-in at the both rising and falling edges of the data strobe
• All addresses and control inputs except data, data strobes and data masks latched on the rising
edges of the clock
• Programmable CAS latency 3, 4, 5 and 6 supported
• Programmable additive latency 0, 1, 2, 3, 4 and 5 supported
• Programmable burst length 4/8 with both nibble sequential and interleave mode
• Internal eight bank operations with single pulsed RAS
• Auto refresh and self refresh supported
• tRAS lockout supported
• 8K refresh cycles /64ms
• JEDEC standard 60ball FBGA(x4/x8) , 84ball FBGA(x16)
• Full strength driver option controlled by EMRS
• On Die Termination supported
• Off Chip Driver Impedance Adjustment supported
• Read Data Strobe supported (x8 only)
• Self-Refresh High Temperature Entry
Ordering Information
Part No.
Configuration Package
HY5PS1G431C(L)FP-XX*
256Mx4
60 Ball
HY5PS1G831C(L)FP-XX*
128Mx8
HY5PS1G1631C(L)FP-XX*
64Mx16
84 Ball
Operating Frequency
Grade
tCK(ns)
CL
tRCD
tRP
Unit
E3
533
3
Clk
C4
3.75
4
4
4
Clk
Y5
355
5
Clk
S5
2.5
5
5
5
Clk
Note:
-XX* is the speed bin, refer to the Operation Frequency table for complete Part No.
1. Description




HTML 页

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


数据表 下载

Go To PDF Page


链接网址


Privacy Policy
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ]  

关于 Alldatasheet    |   广告服务   |   联系我们   |   隐私政策   |   书签   |   链接交换   |   制造商名单
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl